8-Bit CMOS Microcontroller

C501


Preliminary

- Fully compatible to standard 8051 microcontroller
- Versions for 12/24/40 MHz operating frequency
- 8 K × 8 ROM (C501-1R only)
- 256 × 8 RAM
- Four 8-bit ports
- Three 16-bit Timers / Counters (Timer 2 with Up/Down Counter feature)
- USART
- Six interrupt sources, two priority levels
- Power Saving Modes
- P-DIP-40, P-LCC-44 package, and P-MQFP-44

• Temperature ranges: SAB-C501G T_A : 0 °C to 70 °C

SAF-C501G T_A : -40 °C to 85 °C

SAF-C501G $T_A : -40 \,^{\circ}\text{C}$ to 110 $^{\circ}\text{C}$ (on request)



The C501-L/C501-1R described in this document is compatible with the SAB 80C32/C52 and can be used for all present SAB 80C52 applications.



C501 Revision Histo	ory: 10.96				
Previous Relea	ses: 11.93, 11.92, 08.94, 08.95				
Page	Subjects (changes since last revision)				
1	SAH-C501G version (on request) and "G" extensions added				
3	Ordering information: updated and non-G versions deleted (no more available)				
	Note below table : 2 sentences deleted				
6	P-MQFP-44-4 package pin configuration has been rotated 90° to left				
8, 9	Alignment of pin numbers and description corrected				
1340 - 1345	Package outlines of non-G versions are removed				

The C501-1R contains a non-volatile $8K \times 8$ read-only program memory, a volatile 256×8 read/write data memory, four ports, three 16-bit timers counters, a seven source, two priority level interrupt structure and a serial port. The C501-L is identical, except that it lacks the program memory on chip. Therefore, the term C501 refers to both versions within this specification unless otherwise noted. Further, the term C501 refers to all versions which are available in the different temperature ranges, marked with SAB-C501G.... or SAF-C501G.... .

Ordering Information


Туре	Ordering Code	Package	Description (8-Bit CMOS microcontroller)
SAB-C501G-LN	Q67120-C0969	P-LCC-44	for external memory (12 MHz)
SAB-C501G-LP	Q67120-C0968	P-DIP-40	
SAB-C501G-LM	Q67126-C0970	P-MQFP-44	
SAB-C501G-1RN	Q67120-DXXX	P-LCC-44	with mask-programmable ROM (12 MHz)
SAB-C501G-1RP	Q67120-DXXX	P-DIP-40	
SAB-C501G-1RM	Q67126-DXXX	P-MQFP-44	
SAB-C501G-L24N	Q67120-C1001	P-LCC-44	for external memory (24 MHz)
SAB-C501G-L24P	Q67120-C0999	P-DIP-40	
SAB-C501G-L24M	Q67126-C1014	P-MQFP-44	
SAB-C501G-1R24N	Q67120-DXXX	P-LCC-44	with mask-programmable ROM (24 MHz)
SAB-C501G-1R24P	Q67120-DXXX	P-DIP-40	
SAB-C501G-1R24M	Q67126-DXXX	P-MQFP-44	
SAB-C501G-L40N	Q67120-C1002	P-LCC-44	for external memory (40 MHz)
SAB-C501G-L40P	Q67120-C1000	P-DIP-40	
SAB-C501G-L40M	Q67126-C1009	P-MQFP-44	
SAB-C501G-1R40N	Q67120-DXXX	P-LCC-44	with mask-programmable ROM (40 MHz)
SAB-C501G-1R40P	Q67120-DXXX	P-DIP-40	
SAB-C501G-1R40M	Q67126-DXXX	P-MQFP-44	
SAF-C501G-LN	Q67120-C1013	P-LCC-44	for external memory (12 MHz) ext. temp. – 40 °C to 85 °C
SAF-C501G-LM	Q67127-C1041	P-MQFP-44	
SAF-C501G-LN	Q67120-C1010	P-LCC-44	for external memory (24 MHz) ext. temp. – 40 °C to 85 °C
SAF-C501G-LP	Q67120-C1011	P-DIP-40	
SAF-C501G-L40N	Q67126-C1051	P-LCC-44	for external memory (40 MHz) ext. temp. – 40 °C to 85 °C

Note: Versions for extended temperature range – 40 °C to 110 °C (SAH-C501G) on request. The ordering number of ROM types (DXXX extensions) is defined after program release (verification) of the customer.



Pin Configuration








Pin Configuration


(top view)






Pin Configuration

(Top view)





Logic Symbol



Pin Definitions and Functions

Symbol	Pin Number				Function
	P-LCC-44	P-DIP-40	P-MQFP-44	1	
P1.0 – P1.7	2-9	1–8	40–44, 1–3,	I/O	Port 1 is a bidirectional I/O port with internal pull-up resistors. Port 1 pins that have 1s written to them are pulled high by the internal pullup resistors, and in that state can be used as inputs. As inputs, port 1 pins being externally pulled low will source current ($I_{\rm IL}$, in the DC characteristics) because of the internal pull-up resistors. Port 1 also contains the timer 2 pins as secondary function. The output latch corresponding to a secondary function must be pro-grammed to a one (1) for that function to operate.
	2 3	1 2	40 41		The secondary functions are assigned to the pins of port 1, as follows: P1.0 T2 Input to counter 2 P1.1 T2EX Capture - Reload trigger of timer 2 / Up-Down count

^{*)} I = Input O = Output

SIEMENS

Symbol	Pin Number			I/O*)	Function		
	P-LCC-44	P-DIP-40	P-MQFP-44				
P3.0 – P3.7	9 – P3.7 11, 10–17 5, 7–13 I/O Poi is a pull write interest in interest in pull in pu		Port 3 is a bidirectional I/O port with internal pull-up resistors. Port 3 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state they can be used as inputs. As inputs, port 3 pins being externally pulled low will source current (<i>I</i> _{IL} , in the DC characteristics) because of the internal pull-up resistors. Port 3 also contains the interrupt, timer, serial port 0 and external memory strobe pins which are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate.				
							ary functions are assigned to ort 3, as follows:
	11	10	5		P3.0	R×D	receiver data input (asynchronous) or data input output (synchronous) of serial interface 0
	13	11	7		P3.1	T×D	transmitter data output (asynchronous) or clock output (synchronous) of the serial interface 0
	14	12	8		P3.2	ĪNT0	interrupt 0 input/timer 0 gate control
	15	13	9		P3.3	ĪNT1	interrupt 1 input/timer 1 gate control
	16	14	10		P3.4	T0	counter 0 input
	17	15	11		P3.5	T1	counter 1 input
	18	16	12		P3.6	WR	the write control signal lat- ches the data byte from port 0 into the external data memory
	19	17	13		P3.7	RD	the read control signal enables the external data memory to port 0

^{*)} I = Input O = Output



Symbol	Pin Number				Function	
	P-LCC-44	P-DIP-40	P-MQFP-44			
XTAL2	20	18	14	-	XTAL2 Output of the inverting oscillator amplifier.	
XTAL1	21	19	15	-	Input to the inverting oscillator amplifier and input to the internal clock generator circuits. To drive the device from an external clock source, XTAL1 should be driven, while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is divided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise fall times specified in the AC characteristics must be observed.	
P2.0 – P2.7	24–31	21–28	18–25	I/O	port 2 is a bidirectional I/O port with internal pull-up resistors. Port 2 pins that have 1s written to them are pulled high by the internal pull-up resistors, and in that state they can be used as inputs. As inputs, port 2 pins being externally pulled low will source current (I _{IL} , in the DC characteristics) because of the internal pull-up resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-up resistors when issuing 1s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.	

^{*)} I = Input O = Output



Symbol	Pin Number				Function	
	P-LCC-44	P-DIP-40	P-MQFP-44	1		
PSEN	32	29	26	0	The Program Store Enable output is a control signal that enables the external program memory to the bus during external fetch operations. It is activated every six oscillator periods except during external data memory accesses. Remains high during internal program execution.	
RESET	10	9	4	I	RESET A high level on this pin for two machine cycles while the oscillator is running resets the device. An internal diffused resistor to $V_{\rm SS}$ permits power-on reset using only an external capacitor to $V_{\rm CC}$.	
ALE	33	30	27	0	The Address Latch Enable output is used for latching the low-byte of the address into external memory during normal operation. It is activated every six oscillator periods except during an external data memory access.	
EA	35	31	29	I	External Access Enable When held at high level, instructions are fetched from the internal ROM (C501-1R only) when the PC is less than 2000 _H . When held at low level, the C501 fetches all instructions from external program memory. For the C501-L this pin must be tied low.	

^{*)} I = Input O = Output



Symbol	Pin Number				Function	
	P-LCC-44 P-DIP-40 P-MQFP-44					
P0.0 – P0.7	43–36	39–32	37–30	I/O	Port 0 is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1s written to them float, and in that state can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-up resistors when issuing 1s. Port 0 also outputs the code bytes during program verification in the C501-1R. External pull-up resistors are required during program verification.	
$V_{\mathtt{SS}}$	22	20	16	_	Circuit ground potential	
$\overline{V_{\mathtt{CC}}}$	44	40	38	-	Supply terminal for all operating modes	
N.C.	1, 12, 23, 34	_	6, 17, 28, 39	-	No connection	



Functional Description

The C501 is fully compatible to the standard 8051 microcontroller family.

It is compatible with the SAB 80C52. While maintaining all architectural and operational characteristics of the SAB 80C52, the C501 incorporates some enhancements in the Timer2 Unit.

Figure 1 shows a block diagram of the C501.




Figure 1 Block Diagram of the C501

CPU

The C501 is efficient both as a controller and as an arithmetic processor. It has extensive facilities for binary and BCD arithmetic and excels in its bit-handling capabilities. Efficient use of program memory results from an instruction set consisting of 44 % one-byte, 41 % two-byte, and 15% three- byte instructions. With a 12 MHz crystal, 58% of the instructions are executed in 1.0 μ s 24 MHz: 500 ns, 40 MHz: 300 ns).

Special Function Register PSW

MSB								LSB		
Bit No.	7	6	5	4	3	2	1	0		
Addr. D0 _H	CY	AC	F0	RS1	RS0	OV	F1	Р	PSW	

Bit		Function				
CY		Carry Flag				
AC		Auxiliary Carry Flag (for BCD operations)				
F0		General Purpose Flag				
RS1	RS0	Register Bank select control bits				
0	0	Bank 0 selected, data address $00_H - 07_H$				
0	1	Bank 1 selected, data address $08_H - 0F_H$				
1	0	Bank 2 selected, data address 10 _H – 17 _H				
1	1	Bank 3 selected, data address 18 _H – 1F _H				
ov		Overflow Flag				
F1		General Purpose Flag				
P		Parity Flag Set/cleared by hardware each instruction cycle to indicate an odd/ even number of "one" bits in the accumulator, i.e. even parity.				

Reset value of PSW is 00H.



Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area.

The 27 special function registers (SFR) include pointers and registers that provide an interface between the CPU and the other on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All SFRs are listed in table 1, table 2, and table 3.

In **table 1** they are organized in numeric order of their addresses. In **table 2** they are organized in groups which refer to the functional blocks of the C501. **Table 3** illustrates the contents of the SFRs.

Table 1
Special Function Registers in Numeric Order of their Addresses

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 _H	P0 1)	FFH	98 _H	SCON 1)	00H
81 _H	SP	07 _H	99 _H	SBUF	XXH ²⁾
82 _H	DPL	00H	9A _H	reserved	XXH ²⁾
83 _H	DPH	00H	9B _H	reserved	XXH ²⁾
84 _H	reserved	XXH ²⁾	9CH	reserved	XXH ²⁾
85 _H	reserved	XXH ²⁾	9DH	reserved	XXH ²⁾
86 _H	reserved	XXH ²⁾	9E _H	reserved	XXH ²⁾
87 _H	PCON	0XXX0000 _B ²⁾	9F _H	reserved	XXH ²⁾
88 _H	TCON 1)	00H	A0 _H	P2 1)	FFH
89 _H	TMOD	00H	A1 _H	reserved	XXH ²⁾
8A _H	TL0	00H	A2 _H	reserved	XXH ²⁾
8B _H	TL1	00H	A3 _H	reserved	XXH ²⁾
8CH	TH0	00 _H	A4 _H	reserved	XXH ²⁾
8D _H	TH1	00 _H	A5 _H	reserved	XXH ²⁾
8E _H	reserved	XXH ²⁾	A6 _H	reserved	XXH ²⁾
8FH	reserved	XXH ²⁾	A7 _H	reserved	XXH ²⁾
90 _H	P1 1)	FFH	A8 _H	IE 1)	0X000000 _{B²⁾}
91 _H	reserved	00 _H	A9 _H	reserved	XXH ²⁾
92 _H	reserved	XXH ²⁾	AAH	reserved	XXH ²⁾
93 _H	reserved	XXH ²⁾	AB _H	reserved	XXH ²⁾
94 _H	reserved	XX H ²⁾	AC _H	reserved	XXH ²⁾
95 _H	reserved	XXH ²⁾	ADH	reserved	XXH ²⁾
96 _H	reserved	XXH ²⁾	AEH	reserved	XXH ²⁾
97 _H	reserved	XXH ²⁾	AFH	reserved	XXH ²⁾

¹⁾ Bit-addressable Special Function Register

²⁾ X means that the value is indeterminate and the location is reserved

Table 1 Special Function Registers in Numeric Order of their Addresses (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
во _Н	P3¹)	FF _H	D8 _H	reserved	XXH ²⁾
B1H	reserved	XXH ²⁾	D9H	reserved	XXH ²⁾
в2 _Н	reserved	XXH ²⁾	DAH	reserved	XXH ²⁾
вз _Н	reserved	XXH ²⁾	DBH	reserved	XXH ²⁾
B4 _H	reserved	XXH ²⁾	DCH	reserved	XXH ²⁾
в5 _Н	reserved	XXH ²⁾	DD _H	reserved	XXH ²⁾
N6 _H	reserved	XXH ²⁾	DEH	reserved	XXH ²⁾
В7 _Н	reserved	XXH ²⁾	DFH	reserved	XXH ²⁾
В8н	IP 1)	XX000000 _B 2)	E0 _H	ACC 1)	00H
в9 _Н	reserved	XXH ²⁾	E1 _H	reserved	XXH ²⁾
BA _H	reserved	XXH ²⁾	E2 _H	reserved	XXH ²⁾
BB_{H}	reserved	XXH ²⁾	E3 _H	reserved	XXH ²⁾
BC _H	reserved	XXH ²⁾	E4 _H	reserved	XXH ²⁾
BD_H	reserved	XXH ²⁾	E5 _H	reserved	XXH ²⁾
BE _H	reserved	XXH ²⁾	E6 _H	reserved	XXH ²⁾
BF _H	reserved	XXH ²⁾	E7H	reserved	XXH ²⁾
C0H	reserved	XXH ²⁾	E8 _H	reserved	XXH ²⁾
C1 _H	reserved	XXH ²⁾	E9H	reserved	XXH ²⁾
C2 _H	reserved	XXH ²⁾	EAH	reserved	XXH ²⁾
С3 _Н	reserved	XXH ²⁾	EBH	reserved	XXH ²⁾
C4 _H	reserved	XXH ²⁾	ECH	reserved	XXH ²⁾
C5 _H	reserved	XXH ²⁾	EDH	reserved	XXH ²⁾
C6 _H	reserved	XXH ²⁾	EEH	reserved	XXH ²⁾
C7 _H	reserved	XXH ²⁾	EFH	reserved	XXH ²⁾
C8H	T2CON	00 _H	F0 _H	B 1)	00 _H
C9 _H	T2MOD	XXXXXXX0 _B 2)	F1H	reserved	XXH ²⁾
CAH	RC2L	00 _H	F2 _H	reserved	XXH ²⁾
CB _H	RC2H	00H	F3 _H	reserved	XXH ²⁾
CCH	TL2	00H	F4 _H	reserved	XXH ²⁾
CDH	TH2	00H	F5H	reserved	XXH ²⁾
CEH	reserved	XXH ²⁾	F6 _H	reserved	XXH ²⁾
CFH	reserved	XXH ²⁾	F7 _H	reserved	XXH ²⁾
D0 _H	PSW 1)	00 _H	F8 _H	reserved	XXH ²⁾
D1 _H	reserved	XXH ²⁾	F9H	reserved	XXH ²⁾
D2 _H	reserved	XXH ²⁾	FA _H	reserved	XXH ²⁾
D3 _H	reserved	XXH ²⁾	FB _H	reserved	XXH ²⁾
D4 _H	reserved	XXH ²⁾	FC _H	reserved	XXH ²⁾
D5 _H	reserved	XXH ²⁾	FDH	reserved	XXH ²⁾
D6 _H	reserved	XXH ²⁾	FEH	reserved	XXH ²⁾
D7 _H	reserved	XXH ²⁾	FF _H	reserved	XXH ²⁾

Bit-addressable Special Function Register
 X means that the value is indeterminate and the location is reserved



Table 2 **Special Function Registers - Functional Blocks**

Block	Symbol	Name	Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	E0 _H 1) F0 _H 1) 83 _H 82 _H D0 _H 1) 81 _H	00 _H 00 _H 00 _H 00 _H 00 _H 07H
Interrupt System	IE IP	Interrupt Enable Register Interrupt Priority Register	A8 _H 1) B8 _H 1)	0X000000B ²⁾ XX000000B ²⁾
Ports	P0 P1 P2 P3	Port 0 Port 1 Port 2 Port 3	80 _H ¹⁾ 90 _H ¹⁾ A0 _H ¹⁾ B0 _H ¹⁾	FF _H XX _H ³⁾ FF _H FF _H
Serial Channels	PCON ²⁾ SBUF SCON	Power Control Register Serial Channel Buffer Reg. Serial Channel 0 Control Reg.	87 _H 99 _H 98H 1)	0XXX0000B ²⁾ XXH ³⁾ 00H
Timer 0 / Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer 0/1 Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 _H ¹⁾ 8C _H 8DH _H 8A _H 8B _H 89 _H	00 _H 00 _H 00 _H 00 _H 00 _H
Timer 2	T2CON T2MOD RC2H RC2L TH2 TL2	Timer 2 Control Register Timer 2 Mode Register Timer 2 Reload Capture Reg., High Byte Timer 2 Reload Capture Reg., Low Byte Timer 2, High Byte Timer 2, Low Byte	C8 _H ¹⁾ C9 _H CB _H CA _H CD _H CC _H	00 _H 00 _H 00 _H 00 _H 00 _H
Pow. Sav. Modes	PCON	Power Control Register	87 _H	0XXX0000B ²⁾

Bit-addressable special function registers
 This special function register is listed repeatedly since some bits of it also belong to other functional blocks
 X means that the value is indeterminate and the location is reserved

Table 3
Contents of SFRs, SFRs in Numeric Order

Address	Register	Bit 7	6	5	4	3	2	1	0
80 _H	P0								
81 _H	SP			I I	I I				
82 _H	DPL			l I	l I				
83 _H	DPH			l I	 			I I	
87 _H	PCON	SMOD	_	<u> </u>	<u> </u>	GF1	GF0	PDE	IDLE
88 _H	TCON	TF1	TR1	TF0	TR0	IE1	IT1	IE0	IT0
89 _H	TMOD	GATE	C/T	M1	M0	GATE	C/T	M1	M0
8A _H	TL0			l I	l I	 		l I	
8B _H	TL1			l I	 			I I	
8C _H	TH0			l I	l I			I I	
8D _H	TH1			l I	l I				
90 _H	P1								
98 _H	SCON	SM0	SM1	SM2	REN	TB8	RB8	TI	RI
99H	SBUF			l I	l I	l I		l I	l I
A0 _H	P2								
A8 _H	IE	EA	_	ET2	ES	ET1	EX1	ET0	EX0
B0 _H	P3								
B8 _H	IP	-	-	PT2	PS	PT1	PX1	PT0	PX0
C8 _H	T2CON	TF2	EXF2	RCLK	TCLK	EXEN2	TR2	C/T2	CP/RL2
C9 _H	T2MOD	_	-	<u> </u>	<u> </u>	<u> </u>	-	_	DCEN

							SFR bit and byte addressable
I	I I	I I	I I	I I	I I	I I	SFR not bit addressable

^{-: =} this bit location is reserved

Table 3
Contents of SFRs, SFRs in Numeric Order (cont'd)

Address	Register	Bit 7	6	5	4	3	2	1	0
CAH	RC2L		 	l L	l I	 	l I	l I	l I
СВН	RC2H		l I	l I	l I	l I	l I	l I	
ССН	TL2		l I	l I	l I	l I	l I	l I	
CDH	TH2		l I	l I	l I	l I	l I	l I	
D0 _H	PSW	CY	AC	F0	RS1	RS0	OV	F1	Р
E0 _H	ACC								
F0 _H	В								



-: = this bit location is reserved



Timer / Counter 0 and 1

Timer/Counter 0 and 1 can be used in four operating modes as listed in table 4:

Table 4
Timer/Counter 0 and 1 Operating Modes

Mode	Description		TM	IOD		Input Clock		
		Gate	C/T	M1	МО	internal	external (max)	
0	8-bit timer/counter with a divide-by-32 prescaler	Х	Х	0	0	$f_{\rm OSC}/_{12\times32}$	fosc/ _{24×32}	
1	16-bit timer/counter	Х	Х	1	1	$f_{\rm OSC}/_{12}$	$f_{ m OSC}/_{ m 24}$	
2	8-bit timer/counter with 8-bit autoreload	Х	Х	0	0	$f_{\rm OSC}/_{12}$	$f_{ m OSC}/_{24}$	
3	Timer/counter 0 used as one 8-bit timer/counter and one 8-bit timer Timer 1 stops	Х	Х	1	1	fosc/12	fosc/24	

In the "timer" function (C/ \overline{T} = '0') the register is incremented every machine cycle. Therefore the count rate is $f_{OSC}/12$.

In the "counter" function the register is incremented in response to a 1-to-0 transition at its corresponding external input pin (P3.4/T0, P3.5/T1). Since it takes two machine cycles to detect a falling edge the max. count rate is $f_{\rm OSC}/24$. External inputs $\overline{\rm INTO}$ and $\overline{\rm INT1}$ (P3.2, P3.3) can be programmed to function as a gate to facilitate pulse width measurements. **Figure 2** illustrates the input clock logic.




Figure 2
Timer/Counter 0 and 1 Input Clock Logic



Timer 2

Timer 2 is a 16-bit Timer/Counter with an up/down count feature. It can operate either as timer or as an event counter which is selected by bit $C/\overline{T2}$ (T2CON.1). It has three operating modes as shown in **table 5**.

Table 5
Timer/Counter 2 Operating Modes

	T	2CON		T2MOD	T2CON			Input	Clock
Mode	R×CLK or T×CLK	CP/ RL2	TR2	DCEN	EXEN	P1.1/ T2EX	Remarks	internal	external (P1.0/T2)
16-bit Auto-	0	0	1	0	0	Х	reload upon overflow		
reload	0	0	1	0	1	↓ ↓	reload trigger (falling edge)	f _{osc} /12	max $f_{\rm osc}/24$
	0	0	1	1	X	0	Down counting		
	0	0	1	1	X	1	Up counting		
16-bit Cap- ture	0	1	1	x	0	x ↓	16 bit Timer/ Counter (only up-counting) capture TH2, TL2 → RC2H, RC2L	f _{osc} /12	max $f_{\rm OSC}/24$
Baud Rate Gene- rator	1	X	1	X	0	X ↓	no overflow interrupt request (TF2) extra external interrupt ("Timer 2")	fosc/2	max f _{osc} /24
off	Х	Х	0	Х	Х	Х	Timer 2 stops	_	_

Note: ↓ = falling edge



Serial Interface (USART)

The serial port is full duplex and can operate in four modes (one synchronous mode, three asynchronous modes) as illustrated in **table 6**. The possible baudrates can be calculated using the formulas given in **table 7**.

Table 6
USART Operating Modes

Mada	SC	ON	Baudrate	Description
Mode	SM0	SM1		
0	0	0	f _{osc} /12	Serial data enters and exits through R×D. T×D outputs the shift clock. 8-bit are transmitted/received (LSB first)
1	0	1	Timer 1/2 overflow rate	8-bit UART 10 bits are transmitted (through T×D) or received (R×D)
2	1	0	$f_{ m osc}$ /32 or $f_{ m osc}$ /64	9-bit UART 11 bits are transmitted (T×D) or received (R×D)
3	1	1	Timer 1/2 overflow rate	9-bit UART Like mode 2 except the variable baud rate

Table 7
Formulas for Calculating Baudrates

Baud Rate derived from	Interface Mode	Baudrate
Oscillator	0 2	$f_{\rm OSC}/12$ (2 ^{SMOD} × $f_{\rm OSC}$) / 64
Timer 1 (16-bit timer) (8-bit timer with 8-bit autoreload)	1,3 1,3	(2 ^{SMOD} × timer 1 overflow rate) /32 (2 ^{SMOD} × $f_{\rm OSC}$) / (32 × 12 × (256-TH1))
Timer 2	1,3	$f_{\rm OSC}$ / (32 × (65536-(RC2H, RC2L))



Interrupt System

The C501 provides 6 interrupt sources with two priority levels. **Figure 3** gives a general overview of the interrupt sources and illustrates the request and control flags.




Figure 3 Interrupt Request Sources



Table 8 Interrupt Sources and their Corresponding Interrupt Vectors

Source (Request Flags)	Vector	Vector Address
IE0	External interrupt 0	0003 _H
TF0	Timer 0 interrupt	000B _H
IE1	External interrupt 1	0013 _H
TF1	Timer 1 interrupt	001B _H
RI + TI	Serial port interrupt	0023 _H
TF2 + EXF2	Timer 2 interrupt	002B _H

A low-priority interrupt can itself be interrupted by a high-priority interrupt, but not by another low-priority interrupt. A high-priority interrupt cannot be interrupted by any other interrupt source.

If two requests of different priority level are received simultaneously, the request of higher priority is serviced. If requests of the same priority are received simultaneously, an internal polling sequence determines which request is serviced. Thus within each priority level there is a second priority structure determined by the polling sequence as shown in **table 9**.

Table 9 Interrupt Priority-Within-Level

Interrupt S	Priority	
External Interrupt 0,	IE0	High
Timer 0 Interrupt,	TF0	
External Interrupt 1,	IE1	\downarrow
Timer 1 Interrupt,	TF1	
Serial Channel,	RI + TI	
Timer 2 Interrupt,	TF2 + EXF2	Low



Power Saving Modes

Two power down modes are available, the Idle Mode and Power Down Mode.

The bits PDE and IDLE of the register PCON select the Power Down mode or the Idle mode, respectively. If the Power Down mode and the Idle mode are set at the same time, the Power Down mode takes precedence. **Table 10** gives a general overview of the power saving modes.

Table 10
Power Saving Modes Overview

Mode	Entering Instruction Example	Leaving by	Remarks
Idle mode	ORL PCON, #01H	enabled interruptHardware Reset	CPU is gated off CPU status registers maintain their data. Peripherals are active
Power-Down Mode	ORL PCON, #02H	Hardware Reset	Oscillator is stopped, contents of on-chip RAM and SFR's are maintained (leaving Power Down Mode means redefinition of SFR contents).

In the Power Down mode of operation, $V_{\rm CC}$ can be reduced to minimize power consumption. It must be ensured, however, that $V_{\rm CC}$ is not reduced before the Power Down mode is invoked, and that $V_{\rm CC}$ is restored to its normal operating level, before the Power Down mode is terminated. The reset signal that terminates the Power Down mode also restarts the oscillator. The reset should not be activated before $V_{\rm CC}$ is restored to its normal operating level and must be held active long enough to allow the oscillator to restart and stabilize (similar to power-on reset).



Absolute Maximum Ratings

Ambient temperature under bias (T_A)	– 40 to + 85 ℃
Storage temperature (T_{ST})	– 65 to + 150 ℃
Voltage on $V_{\rm CC}$ pins with respect to ground $(V_{\rm SS})$	
Input current on any pin during overload condition	
Power dissipation	TBD

Note: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions $(V_{\text{IN}} > V_{\text{CC}} \text{ or } V_{\text{IN}} < V_{\text{SS}})$ the Voltage on V_{CC} pins with respect to ground (V_{SS}) must not exceed the values defined by the absolute maximum ratings.

SIEMENS

DC Characteristics

 $V_{\rm CC}$ = 5 V + 10 %, - 15 %; $V_{\rm SS}$ = 0 V; $T_{\rm A}$ = 0 °C to 70 °C for the SAB-C501 $T_{\rm A}$ = - 40 °C to 85 °C for the SAF-C501

Parameter	Symbol	Limit '	Values	Unit	Test Condition	
		min.	max.			
$\overline{\text{Input low voltage (except }\overline{\text{EA}},}$ RESET)	V_{IL}	- 0.5	0.2 V _{CC} – 0.1	V	-	
Input low voltage (EA)	$V_{IL\;1}$	- 0.5	$0.2 V_{\rm CC} - 0.3$	V	_	
Input low voltage (RESET)	V_{IL2}	- 0.5	0.2 V _{CC} + 0.1	V	_	
Input high voltage (except XTAL1, EA, RESET)	V_{IH}	$0.2 V_{\rm CC} + 0.9$	V _{CC} + 0.5	V	_	
Input high voltage to XTAL1	$V_{IH 1}$	0.7 V _{CC}	$V_{\rm CC}$ + 0.5	V		
Input high voltage to $\overline{EA},$ RESET	V _{IH 2}	0.6 V _{CC}	V _{CC} + 0.5	V	-	
Output low voltage (ports 1, 2, 3)	V_{OL}	_	0.45	V	$I_{\rm OL}$ = 1.6 mA ¹⁾	
Output low voltage (port 0, ALE, PSEN)	V _{OL 1}	_	0.45	V	$I_{\rm OL} = 3.2$ mA ¹⁾	
Output high voltage (ports 1, 2, 3)	V_{OH}	2.4 0.9 V _{CC}	_	V	$I_{\rm OH} = -80~\mu{\rm A},$ $I_{\rm OH} = -10~\mu{\rm A}$	
Output high voltage (port 0 in external bus mode, ALE, PSEN)	V _{OH 1}	2.4 0.9 V _{CC}		V	$I_{OH} = -800 \mu\text{A}^{2},$ $I_{OH} = -80 \mu\text{A}^{2}$	
Logic 0 input current (ports 1, 2, 3)	I_{IL}	- 10	- 50	μА	V _{IN} = 0.45 V	
Logical 1-to-0 transition current (ports 1, 2, 3)	I_{TL}	- 65	- 650	μА	<i>V</i> _{IN} = 2 V	
Input leakage current (port 0, EA)	I_{LI}	_	± 1	μА	$0.45 < V_{\rm IN} < V_{\rm CC}$	
Pin capacitance	C_{IO}	_	10	pF	$f_{\rm C}$ = 1 MHz, $T_{\rm A}$ = 25 °C	
Power supply current: Active mode, 12 MHz ⁷⁾ Idle mode, 12 MHz ⁷⁾ Active mode, 24 MHz ⁷⁾ Idle mode, 24 MHz ⁷⁾ Active mode, 24 MHz ⁷⁾ Active mode, 40 MHz ⁷⁾ Idle mode, 40 MHz ⁷⁾	$I_{\rm CC}$	- - - - -	21 4.8 36.2 8.2 56.5 12.7	mA mA mA mA mA	$V_{\rm CC} = 5 \text{ V}, ^{4}$ $V_{\rm CC} = 5 \text{ V}, ^{5}$ $V_{\rm CC} = 5 \text{ V}, ^{4}$ $V_{\rm CC} = 5 \text{ V}, ^{5}$ $V_{\rm CC} = 5 \text{ V}, ^{4}$ $V_{\rm CC} = 5 \text{ V}, ^{5}$	
Power Down Mode	I_{PD}	_	50	μΑ	$V_{\rm CC}$ = 2 5.5 V ³⁾	

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the V_{OL} of ALE and port 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation. In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt-trigger strobe input.
- ²⁾ Capacitive loading on ports 0 and 2 may cause the V_{OH} on ALE and PSEN to momentarily fall bellow the 0.9 V_{CC} specification when the address lines are stabilizing.
- 3) I_{PD} (Power Down Mode) is measured under following conditions: EA = Port0 = V_{CC}; RESET = V_{SS}; XTAL2 = N.C.; XTAL1 = V_{SS}; all other pins are disconnected.
- 4) I_{CC} (active mode) is measured with: XTAL1 driven with t_{CLCH}, t_{CHCL} = 5 ns, V_{IL} = V_{SS} + 0.5 V, V_{IH} = V_{CC} - 0.5 V; XTAL2 = N.C.; EA = Port0 = RESET= V_{CC}; all other pins are disconnected. I_{CC} would be slightly higher if a crystal oscillator is used (appr. 1 mA).
- 5) I_{CC} (Idle mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL1 driven with t_{CLCH}, t_{CHCL} = 5 ns, V_{IL} = V_{SS} + 0.5 V, V_{IH} = V_{CC} 0.5 V; XTAL2 = N.C.; RESET = EA = V_{SS}; Port0 = V_{CC}; all other pins are disconnected;
- $I_{\rm CC\ max}$ at other frequencies is given by: active mode: $I_{\rm CC} = 1.27\ x f_{\rm OSC} + 5.73$ idle mode: $I_{\rm CC} = 0.28\ x f_{\rm OSC} + 1.45$ where $f_{\rm OSC}$ is the oscillator frequency in MHz. $I_{\rm CC}$ values are given in mA and measured at $V_{\rm CC} = 5\ {\rm V}$.



AC Characteristics for C501-L / C501-1R

 $V_{\rm CC}$ = 5 V + 10 %, - 15 %; $V_{\rm SS}$ = 0 V

 $T_{\rm A}$ = 0 °C to 70 °C for the SAB-C501 $T_{\rm A}$ = -40 °C to 85 °C for the SAF-C501

(C_L for port 0, ALE and $\overline{\text{PSEN}}$ outputs = 100 pF; C_L for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol	Limit Values				
			MHz ock	Variable Clock 1/t _{CLCL} = 3.5 MHz to 12 M		Ηz
		min.	max.	min.	max.	
ALE pulse width	t _{LHLL}	127	-	$2t_{\text{CLCL}} - 40$	_	ns
Address setup to ALE	t _{AVLL}	43	-	$t_{\rm CLCL} - 40$	_	ns
Address hold after ALE	t_{LLAX}	30	_	$t_{\text{CLCL}} - 53$	-	ns
ALE low to valid instr in	t _{LLIV}	_	233	_	4t _{CLCL} - 100	ns
ALE to PSEN	t _{LLPL}	58	_	t _{CLCL} - 25	_	ns
PSEN pulse width	t_{PLPH}	215	_	$3t_{\text{CLCL}} - 35$	_	ns
PSEN to valid instr in	t _{PLIV}	-	150	_	$3t_{\text{CLCL}} - 100$	ns
Input instruction hold after PSEN	t_{PXIX}	0	_	0	_	ns
Input instruction float after PSEN	$t_{PXIZ}^{*)}$	-	63	_	t _{CLCL} - 20	ns
Address valid after PSEN	t _{PXAV} *)	75	-	$t_{\text{CLCL}} - 8$	_	ns
Address to valid instr in	t _{AVIV}	-	302	_	5t _{CLCL} - 115	ns
Address float to PSEN	t _{AZPL}	0	_	0	_	ns

^{*)} Interfacing the C501 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.



AC Characteristics for C501-L / C501-1R (cont'd)

External Data Memory Characteristics

Parameter	Symbol	Limit Values				
			MHz ock	Variable Clock 1/t _{CLCL} = 3.5 MHz to 12 MH		
		min.	max.	min.	max.	
RD pulse width	t_{RLRH}	400	-	6t _{CLCL} - 100	_	ns
WR pulse width	t _{WLWH}	400	-	6t _{CLCL} - 100	_	ns
Address hold after ALE	t _{LLAX2}	30	-	$t_{\rm CLCL} - 53$	_	ns
RD to valid data in	t_{RLDV}	-	252	_	5t _{CLCL} - 165	ns
Data hold after RD	t_{RHDX}	0	-	0	_	ns
Data float after RD	t_{RHDZ}	-	97	_	2t _{CLCL} - 70	ns
ALE to valid data in	t_{LLDV}	_	517	_	8t _{CLCL} - 150	ns
Address to valid data in	t_{AVDV}	_	585	_	9t _{CLCL} - 165	ns
ALE to WR or RD	t _{LLWL}	200	300	$3t_{\text{CLCL}} - 50$	$3t_{\text{CLCL}} + 50$	ns
Address valid to WR or RD	t _{AVWL}	203	-	4t _{CLCL} - 130	_	ns
WR or RD high to ALE high	t _{WHLH}	43	123	$t_{\text{CLCL}} - 40$	t _{CLCL} + 40	ns
Data valid to WR transition	t _{QVWX}	33	-	$t_{\rm CLCL} - 50$	_	ns
Data setup before WR	t _{QVWH}	433	-	$7t_{CLCL} - 150$	_	ns
Data hold after WR	t _{WHQX}	33	-	t _{CLCL} - 50	_	ns
Address float after RD	t_{RLAZ}	-	0	_	0	ns



AC Characteristics for C501-L24 / C501-1R24 (cont'd)

External Clock Drive Characteristics

Parameter	Symbol		Limit Values	Unit	
		Freq			
		min.	max.		
Oscillator period	t_{CLCL}	83.3	285.7	ns	
High time	t_{CHCX}	20	$t_{\text{CLCL}} - t_{\text{CLCX}}$	ns	
Low time	t_{CLCX}	20	$t_{\text{CLCL}} - t_{\text{CHCX}}$	ns	
Rise time	t_{CLCH}	_	20	ns	
Fall time	t_{CHCL}	_	20	ns	



AC Characteristics for C501-L24 / C501-1R24

 $V_{\rm CC}$ = 5 V + 10 %, - 15 %; $V_{\rm SS}$ = 0 V

 $T_A = 0$ °C to 70 °C for the SAB-C501

(C_L for port 0, ALE and $\overline{\text{PSEN}}$ outputs = 100 pF; C_L for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol	Limit Values				
			MHz ock	Variable Clock 1/t _{CLCL} = 3.5 MHz to 24 MHz		:
		min.	max.	min.	max.	
ALE pulse width	t _{LHLL}	43	-	$2t_{\text{CLCL}} - 40$	_	ns
Address setup to ALE	t _{AVLL}	17	-	t _{CLCL} - 25	_	ns
Address hold after ALE	t _{LLAX}	17	-	t _{CLCL} - 25	_	ns
ALE low to valid instr in	t _{LLIV}	-	80	_	4t _{CLCL} - 87	ns
ALE to PSEN	t _{LLPL}	22	-	t _{CLCL} - 20	_	ns
PSEN pulse width	t_{PLPH}	95	-	$3t_{\text{CLCL}} - 30$	_	ns
PSEN to valid instr in	t _{PLIV}	-	60	_	$3t_{\text{CLCL}} - 65$	ns
Input instruction hold after PSEN	t_{PXIX}	0	-	0	_	ns
Input instruction float after PSEN	$t_{PXIZ}^{*)}$	-	32	_	t _{CLCL} - 10	ns
Address valid after PSEN	t _{PXAV} *)	37	-	$t_{\rm CLCL} - 5$	_	ns
Address to valid instr in	t _{AVIV}	-	148	-	5t _{CLCL} - 60	ns
Address float to PSEN	t _{AZPL}	0	_	0	_	ns

^{*)} Interfacing the C501 to devices with float times up to 37 ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.



AC Characteristics for C501-L24 / C501-1R24 (cont'd)

External Data Memory Characteristics

Parameter	Symbol	Limit Values				
		24 CI	MHz ock	Variable Clock 1/t _{CLCL} = 3.5 MHz to 24 MHz		:
		min.	max.	min.	max.	
RD pulse width	t_{RLRH}	180	-	6t _{CLCL} - 70	_	ns
WR pulse width	t _{WLWH}	180	-	6t _{CLCL} - 70	_	ns
Address hold after ALE	t _{LLAX2}	15	-	t _{CLCL} - 27	_	ns
RD to valid data in	t_{RLDV}	_	118	_	5t _{CLCL} - 90	ns
Data hold after RD	t_{RHDX}	0	-	0	_	ns
Data float after RD	t_{RHDZ}	_	63	-	2t _{CLCL} - 20	ns
ALE to valid data in	t_{LLDV}	_	200	_	8t _{CLCL} - 133	ns
Address to valid data in	t _{AVDV}	_	220	_	9t _{CLCL} - 155	ns
ALE to WR or RD	t _{LLWL}	75	175	$3t_{\text{CLCL}} - 50$	$3t_{\text{CLCL}} + 50$	ns
Address valid to WR or RD	t _{AVWL}	67	-	4t _{CLCL} - 97	_	ns
WR or RD high to ALE high	t _{WHLH}	17	67	t _{CLCL} - 25	t _{CLCL} + 25	ns
Data valid to WR transition	t _{QVWX}	5	-	t _{CLCL} - 37	_	ns
Data setup before WR	t _{QVWH}	170	-	7t _{CLCL} - 122	-	ns
Data hold after WR	t_{WHQX}	15	-	t _{CLCL} - 27	-	ns
Address float after RD	t_{RLAZ}	-	0	_	0	ns



AC Characteristics for C501-L24 / C501-1R24 (cont'd)

External Clock Drive Characteristics

Parameter	Symbol		Unit	
		Freq		
		min.	max.	
Oscillator period	t_{CLCL}	41.7	285.7	ns
High time	t_{CHCX}	12	$t_{\text{CLCL}} - t_{\text{CLCX}}$	ns
Low time	$t_{\sf CLCX}$	12	$t_{\text{CLCL}} - t_{\text{CHCX}}$	ns
Rise time	t_{CLCH}	_	12	ns
Fall time	t_{CHCL}	_	12	ns



AC Characteristics for C501-L40 / C501-1R40

 $V_{\rm CC}$ = 5 V + 10 %, - 15 %; $V_{\rm SS}$ = 0 V

 $T_{\rm A}$ = 0 °C to 70 °C for the SAB-C501 $T_{\rm A}$ = -40 °C to 85 °C for the SAF-C501

(C_L for port 0, ALE and $\overline{\text{PSEN}}$ outputs = 100 pF; C_L for all other outputs = 80 pF)

Program Memory Characteristics

Parameter	Symbol	Limit Values				
			MHz ock	Variable Clock 1/t _{CLCL} = 3.5 MHz to 40 M		Hz
		min.	max.	min.	max.	
ALE pulse width	t _{LHLL}	35	_	2 t _{CLCL} - 15	_	ns
Address setup to ALE	t _{AVLL}	10	_	t _{CLCL} - 15	_	ns
Address hold after ALE	t _{LLAX}	10	-	t _{CLCL} - 15	_	ns
ALE low to valid instr in	t _{LLIV}	_	55	_	4 t _{CLCL} - 45	ns
ALE to PSEN	t _{LLPL}	10	_	t _{CLCL} - 15	_	ns
PSEN pulse width	t_{PLPH}	60	_	3 t _{CLCL} - 15	_	ns
PSEN to valid instr in	t _{PLIV}	-	25	_	3 t _{CLCL} - 50	ns
Input instruction hold after PSEN	t_{PXIX}	0	-	0	_	ns
Input instruction float after PSEN	$t_{PXIZ}^{\star)}$	-	20	_	t _{CLCL} -5	ns
Address valid after PSEN	t _{PXAV} *)	20	-	t _{CLCL} -5	_	ns
Address to valid instr in	t _{AVIV}	_	65	_	5 t _{CLCL} - 60	ns
Address float to PSEN	t _{AZPL}	-5	_	-5	_	ns

^{*)} Interfacing the C501 to devices with float times up to 25ns is permissible. This limited bus contention will not cause any damage to port 0 Drivers.



AC Characteristics for C501-L40 / C501-1R40 (cont'd)

External Data Memory Characteristics

Parameter	Symbol	Limit Values				
			MHz ock	1	le Clock MHz to 40 MHz	:
		min.	max.	min.	max.	
RD pulse width	t_{RLRH}	120	-	6 t _{CLCL} -30	_	ns
WR pulse width	t _{WLWH}	120	-	6 t _{CLCL} -30	_	ns
Address hold after ALE	t _{LLAX2}	10	-	t _{CLCL} - 15	_	ns
RD to valid data in	t_{RLDV}	_	75		5 t _{CLCL} - 50	ns
Data hold after RD	t_{RHDX}	0	-	0	_	ns
Data float after RD	t_{RHDZ}	_	38		2 t _{CLCL} - 12	ns
ALE to valid data in	t_{LLDV}	_	150	_	8 t _{CLCL} - 50	ns
Address to valid data in	t_{AVDV}	_	150	_	9 t _{CLCL} - 75	ns
ALE to WR or RD	t_{LLWL}	60	90	3 t _{CLCL} - 15	3 t _{CLCL} + 15	ns
Address valid to WR or RD	t _{AVWL}	70	-	4 t _{CLCL} -30	_	ns
WR or RD high to ALE high	t _{WHLH}	10	40	t _{CLCL} - 15	t _{CLCL} + 15	ns
Data valid to WR transition	t _{QVWX}	5	-	t _{CLCL} - 20	_	ns
Data setup before WR	$t_{\sf QVWH}$	125	-	7 t _{CLCL} -50	_	ns
Data hold after WR	t_{WHQX}	5	-	t _{CLCL} - 20	_	ns
Address float after RD	t_{RLAZ}	-	0	-	0	ns



AC Characteristics for C501-L40 / C501-1R40 (cont'd)

External Clock Drive Characteristics

Parameter	Symbol		Limit Values					
		Freq						
		min.	max.					
Oscillator period	t_{CLCL}	25	285.7	ns				
High time	t_{CHCX}	10	$t_{\text{CLCL}} - t_{\text{CLCX}}$	ns				
Low time	t_{CLCX}	10	$t_{\text{CLCL}} - t_{\text{CHCX}}$	ns				
Rise time	t_{CLCH}	_	10	ns				
Fall time	t_{CHCL}	_	10	ns				




Figure 4
Program Memory Read Cycle




Figure 5
Data Memory Read Cycle




Figure 6 Data Memory Write Cycle



ROM Verification Characteristics for C501-1R

ROM Verification Mode 1

Parameter	Symbol		Unit	
		min.	max.	
Address to valid data	t _{AVQV}	-	48t _{CLCL}	ns
ENABLE to valid data	$t_{\sf ELQV}$	-	48t _{CLCL}	ns
Data float after ENABLE	t_{EHQZ}	0	48t _{CLCL}	ns
Oscillator frequency	1/t _{CLCL}	4	6	MHz






Figure 7 ROM Verification Mode 1



AC Inputs during testing are driven at $V_{\rm CC}$ – 0.5 V for a logic '1' and 0.45 V for a logic '0'. Timing measurements are made at $V_{\rm IHmin}$ for a logic '1' and $V_{\rm ILmax}$ for a logic '0'.

Figure 8
AC Testing: Input, Output Waveforms



For timing purposes a port pin is no longer floating when a 100 mV change from load voltage occurs and begins to float when a 100 mV change from the loaded $V_{\rm OH}$ / $V_{\rm OL}$ level occurs. $I_{\rm OL}$ / $I_{\rm OH} \ge \pm 20$ mA.

Figure 9
AC Testing: Float Waveforms




Figure 10 External Clock Cycle




Figure 11
Recommended Oscillator Circuits

VAKAT