### High-Performance 8-Bit CMOS Single-Chip Microcontroller


### SAB 80C517/80C537

#### **Advanced Information**

SAB 80C517 Microcontroller with factory mask-programmable ROM SAB 80C537 Microcontroller for external ROM

- Versions for 12 MHz and 16 MHz operating frequency
- 8 K×8 ROM (SAB 80C517 only)
- 256 × 8 on-chip RAM
- Superset of SAB 80C51 architecture: 1 µs instruction cycle time at 12 MHz 750 ns instruction cycle time at 16 MHz 256 directly addressable bits Boolean processor 64 Kbyte external data and program memory addressing
- Four 16-bit timer/counters
- Powerful 16-bit compare/capture unit (CCU) with up to 21 high-speed or PWM output channels and 5 capture inputs
- Versatile "fail-safe" provisions

- Fast 32-bit division, 16-bit 2 multiplication, 32-bit normalize and shift by peripheral MUL/DIV unit (MDU)
- Eight data pointers for external memory addressing
- Fourteen interrupt vectors, four priority levels selectable
- 8-bit A/D converter with 12 multiplexed inputs and programmable ref. voltages
- Two full duplex serial interfaces
- Fully upward compatible with SAB 80C515
- Extended power saving modes
- Nine ports: 56 I/O lines, 12 input lines
- Three temperature ranges available: 0 to 70 °C
  - 40 to 85 °C
- Plastic packages: P-LCC-84, P-MQFP-100-2




The SAB 80C517/80C537 is a high-end member of the Siemens SAB 8051 family of microcontrollers. It is designed in Siemens ACMOS technology and based on the SAB 8051 architecture. ACMOS is a technology which combines high-speed and density characteristics with low-power consumption or dissipation.

While maintaining all the SAB 80C515 features and operating characteristics the SAB 80C517 is expanded in its arithmetic capabilities, "fail-safe" characteristics, analog signal processing and timer capabilities. The SAB 80C537 is identical with the SAB 80C517 except that it lacks the on-chip program memory. The SAB 80C517/SAB 80C537 is supplied in a 84 pin plastic leaded chip carrier package (P-LCC-84) and in a 100-pin plastic quad metric flat package (P-MQFP-100-2).


### **Ordering Information**

Туре	Ordering code	Package	Description 8-bit CMOS microcontroller	
SAB 80C517-N	Q67120-C397	P-LCC-84	with factory mask-programma-	
SAB 80C517-M	TBD	P-MQFP-100-2	ble ROM,12 MHz	
SAB 80C537-N	Q67120-C452	P-LCC-84	for external memory 12 MHz	
SAB 80C537-M	TBD	P-MQFP-100-2	for external memory, 12 MHz	
SAB 80C517-N-T40/85	Q67120-C483	P-LCC-84	with factory mask-programma-	
SAB 80C517-M-T40/85	TBD	P-MQFP-100-2	ble ROM, 12 MHz, ext. temperature – 40 to 85 <sup>o</sup> C	
SAB 80C537-N-T40/85	Q67120-C484	P-LCC-84	for external ROM, 12 MHz,	
SAB 80C537-M-T40/85	TBD	P-MQFP-100-2	ext. temperature – 40 to 85 °C	
SAB 80C517-N16	Q67120-C723	P-LCC-84	with mask-programmable	
SAB 80C517-M16	TBD	P-MQFP-100-2	ROM,16 MHz ext. temperature – 40 to 110 °C	
SAB 80C537-N16	Q67120-C722	P-LCC-84	for external memory, 16 MHz	
SAB 80C537-M16	TBD	P-MQFP-100-2	Tion external memory, To will iz	
SAB 80C517-N16-T40/85	Q67120-C724	P-LCC-84	with mask-programmable ROM, 16 MHz ext. temperature – 40 to 85 <sup>O</sup> C	
SAB 80C517-16-N-T40/85	Q67120-C725	P-LCC-84	with factory mask-programma- ble ROM,12 MHz	






**Logic Symbol** 



### Pin Configuration

(P-LCC-84)





### Pin Configuration

(P-MQFP-100-2)

## **Pin Definitions and Functions**

Symbol	Pin	Number	I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
P4.0 - P4.7	1-3, 5-9	64 - 66, 68 - 72	I/O	is a bidirectional I/O port with internal pull-up resistors. Port 4 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 4 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. This port also serves alternate compare functions. The secondary functions are assigned to the pins of port 4 as follows:  - CM0 (P4.0): Compare Channel 0  - CM1 (P4.1): Compare Channel 1  - CM2 (P4.2): Compare Channel 3  - CM4 (P4.4): Compare Channel 3  - CM5 (P4.5): Compare Channel 5  - CM6 (P4.6): Compare Channel 6  - CM7 (P4.7): Compare Channel 7
PE/SWD	4	67		Power saving modes enable/Start Watchdog Timer A low level on this pin allows the software to enter the power down, idle and slow down mode. In case the low level is also seen during reset, the watchdog timer function is off on default. Use of the software controlled power saving modes is blocked, when this pin is held on high level. A high level during reset performs an automatic start of the watchdog timer immediately after reset. When left unconnected this pin is pulled high by a weak internal pull-up resistor.

<sup>\*</sup> I = Input O = Output

Symbol	Pin N	umber	I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
RESET	10	73	I	RESET A low level on this pin for the duration of one machine cycle while the oscillator is running resets the SAB 80C517. A small internal pull-up resistor permits power-on reset using only a capacitor connected to $V_{\rm SS}$ .
V <sub>AREF</sub>	11	78		Reference voltage for the A/D converter.
V <sub>AGND</sub>	12	79		Reference ground for the A/D converter.
P7.7 -P7.0	13 - 20	80 - 87	I	Port 7 is an 8-bit unidirectional input port. Port pins can be used for digital input, if voltage levels meet the specified input high/low voltages, and for the lower 8-bit of the multiplexed analog inputs of the A/D converter, simultaneously.

<sup>\*</sup> I = Input O = Output

Symbol	Pin Number		I/O *)	Function	
	P-LCC-84	P-MQFP-100-2			
P3.0 - P3.7	21 - 28	90 - 97	I/O	is a bidirectional I/O port with internal pull-up resistors. Port 3 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 3 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. Port 3 also contains the interrupt, timer, serial port 0 and external memory strobe pins that are used by various options. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate. The secondary functions are assigned to the pins of port 3, as follows:  R × D0 (P3.0): receiver data input (asynchronous) or data input/output (synchronous) of serial interface  T × D0 (P3.1): transmitter data output (asynchronous) or clock output (synchronous) or serial interface 0  INT0 (P3.2): interrupt 0 input/timer 0 gate control  INT1 (P3.3): interrupt 1 input/timer 1 gate control  T0 (P3.4): counter 0 input  T1 (P3.5): counter 1 input  WR (P3.6): the write control signal latches the data byte from port 0 into the external data memory  RD (P3.7): the read control signal enables the external data memory to port 0	

<sup>\*</sup> I = Input

O = Output

<u></u> t 1
+ 1
bidirectional I/O port with inter-nal cup resistors. Port 1 pins that have 1 citten to them are pulled high by the rnal pull-up resistors, and in that e can be used as inputs. As inputs, a 1 pins being externally pulled low source current (I <sub>IL</sub> , in the DC racter-istics) because of the internal cup resistors. It is used for the low er address byte during program fi-cation. It also contains the rrupt, timer, clock, capture and spare pins that are used by various ons. The output latch must be grammed to a one (1) for that ection to operate (except when used the compare functions).  Secondary functions are assigned the port 1 pins as follows:  NT3/CC0 (P1.0): interrupt 3 input/ompare 0 output / capture 0 input NT4/CC1 (P1.1): interrupt 4 input / ompare 1 output /capture 1 input NT5/CC2 (P1.2): interrupt 5 input / ompare 2 output /capture 2 input NT6/CC3 (P1.3): interrupt 6 input / ompare 3 output /capture 3 input / ompare 4 output /capture 4 input / ompare 5 input / ompare 5 input / ompare 6 input / ompare 7 input / ompare 7 input / ompare 8 input / ompare 9 input / ompare 9 input / ompare 9 input / ompare 1 input / ompare 1 input / ompare 1 input / ompare 2 input / ompare 3 input / ompare 4 input / ompare 4 input / ompare 5 input / ompare 6 input / interrupt 7 input / input / interrupt 8 input / input / interrupt 9 input / in
Thire sheffingshin vovovovoving

 $<sup>^*</sup>$  I = Input

O = Output

Symbol	Pin Number		I/O *)	Function	
	P-LCC-84	P-MQFP-100-2			
XTAL2	39	12	_	XTAL2 Input to the inverting oscillator amplifier and input to the internal clock generator circuits.	
XTAL1	40	13	_	XTAL1 Output of the inverting oscillator amplifier. To drive the device from an external clock source, XTAL2 should be driven, while XTAL1 is left unconnected. There are no requirements on the duty cycle of the external clock signal, since the input to the internal clocking circuitry is devided down by a divide-by-two flip-flop. Minimum and maximum high and low times as well as rise/fall times specified in the AC characteristics must be observed.	
P2.0 - P2.7	41 - 48	14 - 21	I/O	is a bidirectional I/O port with internal pull-up resistors. Port 2 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as in-puts. As inputs, port 2 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application it uses strong internal pull-up resistors when issuing1 s. During accesses to external data memory that use 8-bit addresses (MOVX @Ri), port 2 issues the contents of the P2 special function register.	

<sup>\*</sup> I = Input

O = Output

Symbol	Pin	Number	I/O *)	Function	
	P-LCC-84	P-MQFP-100-2			
PSEN	49	22	0	The Program Store Enable output is a control signal that en-ables the external program memory to the bus during external fetch operations. It is activated every six oscillator periodes except during external data memory accesses. Remains high during internal pro-gram execution.	
ALE	50	23	О	The Address Latch Enable output is used for latching the address into external memory during normal operation. It is activated every six oscillator periodes except during an external data memory access	
ĒĀ	51	24	1	External Access Enable When held at high level, instructions are fetched from the internal ROM when the PC is less than 8192. When held at low level, the SAB 80C517 fetches all instructions from external program memory. For the SAB 80C537 this pin must be tied low	
P0.0 - P0.7	52 - 59	26 - 27, 30 - 35	I/O	is an 8-bit open-drain bidirectional I/O port. Port 0 pins that have 1 s written to them float, and in that state can be used as high-impe-dance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program or data memory. In this application it uses strong internal pull-up resistors when issuing 1 s. Port 0 also out-puts the code bytes during program verifica-tion in the SAB 83C517. External pull-up resistors are required during program verification.	

<sup>\*</sup> I = Input

O = Output

Symbol	Pin	Number	I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
P5.7 - P5.0	61 - 68	37 - 44	I/O	Port 5 is a bidirectional I/O port with internal pull-up resistors. Port 5 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 5 pins being externally pulled low will source current (I <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. This port also serves the alternate function "Concurrent Compare". The secondary functions are assigned to the port 5 pins as follows:  - CCM0 (P5.0): concurrent compare 0 - CCM1 (P5.1): concurrent compare 1 - CCM2 (P5.2): concurrent compare 3 - CCM4(P5.4): concurrent compare 4 - CCM5 (P5.5): concurrent compare 5 - CCM6 (P5.6): concurrent compare 6 - CCM7(P5.7): concurrent compare 7
OWE	69	45	I	Oscillator Watchdog Enable A high level on this pin enables the oscillator watchdog. When left unconnected this pin is pulled high by a weak internal pull-up resistor. When held at low level the oscillator watchdog function is off.

<sup>\*</sup> I = Input O = Output

Symbol	Pin Number		I/O *)	Function	
	P-LCC-84	P-MQFP-100-2			
P6.0 - P6.7	70 - 77	46 - 50, 54 - 56	I/O	Port 6 is a bidirectional I/O port with internal pull-up resistors. Port 6 pins that have 1 s written to them are pulled high by the internal pull-up resistors, and in that state can be used as inputs. As inputs, port 6 pins being externally pulled low will source current ( <i>I</i> <sub>IL</sub> , in the DC characteristics) because of the internal pull-up resistors. Port 6 also contains the external A/D converter control pin and the transmit and receive pins for serial channel 1. The output latch corresponding to a secondary function must be programmed to a one (1) for that function to operate.  The secondary functions are assigned to the pins of port 6, as follows:  — ĀDST (P6.0): external A/D converter start pin  — R × D1 (P6.1): receiver data input of serial interface 1  — T×D1 (P6.2): transmitter data output of serial interface 1	
P8.0 - P8.3	78 - 81	57 - 60	1	Port 8 is a 4-bit unidirectional input port. Port pins can be used for digital input, if voltage levels meet the specified input high/low voltages, and for the higher 4-bit of the multiplexed analog inputs of the A/D converter, simultaneously	

<sup>\*</sup> I = Input

O = Output

Symbol	Pin Number		I/O *)	Function
	P-LCC-84	P-MQFP-100-2		
RO	82	61	0	Reset Output This pin outputs the internally synchronized reset request signal. This signal may be generated by an external hardware reset, a watchdog timer reset or an oscillator watch-dog reset. The reset output is active low.
$\overline{V_{SS}}$	37,60, 83	10, 62	-	Circuit ground potential
$\overline{V_{CC}}$	38,84	11, 63	_	Supply Terminal for all operating modes
N.C.	_	2 - 5, 25, 28 - 29, 36, 51 - 53, 74 - 77; 88 - 89	_	Not connected

<sup>\*</sup> I = Input

O = Output




Figure 1 Block Diagram

### **Functional Description**

The SAB 80C517 is based on 8051 architecture. It is a fully compatible member of the Siemens SAB 8051/80C51 microcontroller family being a significantly enhanced SAB 80C515. The SAB 80C517 is therefore 100 % compatible with code written for the SAB 80C515.

#### **CPU**

Having an 8-bit CPU with extensive facilities for bit-handling and binary BCD arithmetics the SAB 80C517 is optimized for control applications. With a 12 MHz crystal, 58 % of the instructions execute in 1  $\mu$ s.

Being designed to close the performance gap to the 16-bit microcontroller world, the SAB 80C517's CPU is supported by a powerful 32-/16-bit arithmetic unit and a more flexible addressing of external memory by eight 16-bit datapointers.

#### **Memory Organisation**

According to the SAB 8051 architecture, the SAB 80C517 has separate address spaces for program and data memory. Figure 2 illustrates the mapping of address spaces.




Figure 2 Memory Mapping



### **Program Memory**

The SAB 80C517 has 8 KByte of on-chip ROM, while the SAB 80C537 has no internal ROM. The program memory can externally be expanded up to 64 Kbyte. Pin EA controls whether program fetches below address 2000H are done from internal or external memory.

#### **Data Memory**

The data memory space consists of an internal and an external memory space.

### **External Data Memory**

Up to 64 KByte external data memory can be addressed by instructions that use 8-bit or 16-bit indirect addressing. For 8-bit addressing MOVX instructions utilizing registers R0 and R1 can be used. A 16-bit external memory addressing is supported by eight 16-bit datapointers.

### **Multiple Datapointers**

As a functional enhancement to standard 8051 controllers, the SAB 80C517 contains eight 16-bit datapointers. The instruction set uses just one of these datapointers at a time. The selection of the actual datapointers is done in special function register DPSEL (data pointer select,

addr. 92H). Figure 3 illustrates the addressing mechanism.

#### **Internal Data Memory**

The internal data memory is divided into three physically distinct blocks:

- the lower 128 bytes of RAM including four banks of eight registers each
- the upper 128 byte of RAM
- the 128 byte special function register area.

A mapping of the internal data memory is also shown in figure 2. The overlapping address spaces are accessed by different addressing modes. The stack can be located anywhere in the internal data memory.




Figure 3
Addressing of External Data Memory

### **Special Function Registers**

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The 81 special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripherals. There are also 128 directly addressable bits within the SFR area. The special function registers are listed in table 1. In this table they are organized in groups which refer to the functional blocks of the SAB 80C517. Block names and symbols are listed in alphabetical order.

Table 1
Special Function Register

Address	Register	Name	Register	Contents after Reset	
CPU	ACC B DPH DPL DPSEL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Data Pointer Select Register Program Status Word Register Stack Pointer	<b>0E0H</b> <sup>1)</sup> <b>0F0H</b> <sup>1)</sup> 83H 82H 92H <b>0D0H</b> <sup>1)</sup>	00H 00H 00H 00H XXXX.X000B 3) 00H 07H	
A/D- Converter	ADCON0 ADCON1 ADDAT DAPR	A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Register D/AConverter Program Register	<b>0D8H</b> <sup>1)</sup> 0DCH 0D9H 0DAH	<b>00H</b> XXXX.0000B <sup>3)</sup> 00H 00H	
Interrupt System	IEN0 CTCON <sup>2)</sup> IEN1 IEN2 IP0 IP1 IRCON TCON <sup>2)</sup>	Interrupt Enable Register 0 Com. Timer Control Register Interrupt Enable Register 1 Interrupt Enable Register 2 Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register Timer 2 Control Register	0A8H 1) 0E1H 0B8H 1) 9AH 0A9H 0B9H 0C0H 1) 88H 1) 0C8H	00H 0XXX.0000B 00H XXXX.00X0B <sup>3)</sup> 00H XX00 0000B 00H 00H 00H	

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 1
Special Function Register (cont'd)

Address	Register	Name	Register	Contents after Reset
MUL/DIV Unit	ARCON MD0 MD1 MD2 MD3 MD4 MD5	Arithmetic Control Register Multiplication/Division Register 0 Multiplication/Division Register 1 Multiplication/Division R egister 2 Multiplication/Division Register 3 Multiplication/Division Register 4 Multiplication/Division Register 5	0EFH 0E9H 0EAH 0EBH 0ECH 0EDH 0EEH	0XXX.XXXB <sup>3</sup> XXH <sup>3</sup> ) XXH <sup>3</sup> ) XXH <sup>3</sup> ) XXH <sup>3</sup> ) XXH <sup>3</sup> )

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 1
Special Function Register (cont'd)

Address	Register	Name	Register	Contents after Reset
Compare/	CCEN	Comp./Capture Enable Reg.	0C1H	00H
Capture-	CC4EN	Comp./Capture Enable 4 Reg.	0C9H	X000.0000B <sup>3)</sup>
Unit (CCU)	CCH1	Comp./Capture Reg. 1, High Byte	0C3H	00H
	CCH2	Comp./Capture Reg. 2, High Byte	0C5H	00H
	CCH3	Comp./Capture Reg. 3, High Byte	0C7H	00H
	CCH4	Comp./Capture Reg. 4, High Byte	0CFH	00H
	CCL1	Comp./Capture Reg. 1, Low Byte	0C2H	00H
	CCL2	Comp./Capture Reg. 2, Low Byte	0C4H	00H
	CCL3	Comp./Capture Reg. 3, Low Byte	0C6H	00H
	CCL4	Comp./Capture Reg. 4, Low Byte	0CEH	00H
	CMEN	Compare Enable Register	0F6H	00H
	CMH0	Compare Register 0, High Byte	0D3H	00H
	CMH1	Compare Register 1, High Byte	0D5H	00H
	CMH2	Compare Register 2, High Byte	0D7H	00H
	CMH3	Compare Register 3, High Byte	0E3H	00H
	CMH4	Compare Register 4, High Byte	0E5H	00H
	CMH5	Compare Register 5, High Byte	0E7H	00H
	CMH6	Compare Register 6, High Byte	0F3H	00H
	CMH7	Compare Register 7, High Byte	0F5H	00H
	CML0	Compare Register 0, Low Byte	0D2H	00H
	CML1	Compare Register 1, Low Byte	0D4H	00H
	CML2	Compare Register 2, Low Byte	0D6H	00H
	CML3	Compare Register 3, Low Byte	0E2H	00H
	CML4	Compare Register 4, Low Byte	0E4H	00H
	CML5	Compare Register 5, Low Byte	0E6H	00H
	CML6	Compare Register 6, Low Byte	0F2H	00H
	CML7	Compare Register 7, Low Byte	0F4H	00H
	CMSEL	Compare Input Select	0F7H	00H
	CRCH	Com./Rel./Capt. Reg. High Byte	0CBH	00H
	CRCL	Com./Rel./Capt. Reg. Low Byte	0CAH	00H
	CTCON	Com. Timer Control Reg.	0E1H	0XXX.0000B <sup>3)</sup>
	CTRELH	Com. Timer Rel. Reg., High Byte	0DFH	00H
	CTRELL	Com. Timer Rel. Reg., Low Byte	0DEH	00H
	TH2	Timer 2, High Byte	0CDH	00H
	TL2	Timer 2, Low Byte	0CCH	00H
	T2CON	Timer 2 Control Register	0C8H 1)	00H

<sup>1)</sup> Bit-addressable special function registers

<sup>&</sup>lt;sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

Table 1
Special Function Register (cont'd)

Address	Register	Name	Register	Contents after Reset
Ports	P0 P1 P2 P3 P4 P5 P6 P7 P8	Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6, Port 7, Analog/Digital Input Port 8, Analog/Digital Input, 4-bit	80H 1) 90H 1) 0A0H 1) 0B0H 1) 0E8H 1) 0F8H 1) 0FAH 0DBH 0DDH	FFH FFH FFH FFH FFH XXH 3) XXH 3)
Pow.Sav. Modes	PCON	Power Control Register	87H	00H
Serial Channels	ADCON0 2) PCON 2) SOBUF SOCON S1BUF S1CON S1REL	A/D Converter Control Reg. Power Control Register Serial Channel 0 Buffer Reg. Serial Channel 0 Control Reg. Serial Channel 1 Buffer Reg., Serial Channel 1 Control Reg. Serial Channel 1 Reload Reg.	<b>0D8H</b> <sup>1)</sup> 87H 99H <b>98H</b> <sup>1)</sup> 9CH 9BH 9DH	00H 00H XXH <sup>3)</sup> 00H 0XXH <sup>3)</sup> 0X00.000B <sup>3)</sup> 00H
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88H <sup>1)</sup> 8CH 8DH 8AH 8BH 89H	00H 00H 00H 00H 00H 00H
Watchdog	IEN0 <sup>2)</sup> IEN1 <sup>2)</sup> IP0 <sup>2)</sup> IP1 <sup>2)</sup> WDTREL	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Watchdog Timer Reload Reg.	<b>0A8H</b> 1) <b>0B8H</b> 1) 0A9H 0B9H 86H	00H 00H 00H XX00.0000B <sup>3</sup> 00H

<sup>1)</sup> Bit-addressable special function registers

<sup>2)</sup> This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

<sup>3)</sup> X means that the value is indeterminate and the location is reserved

#### A/D Converter

The SAB 80C517 contains an 8-bit A/D Converter with 12 multiplexed input channels which uses the successive approximation method. It takes 7 machine cycles to sample an analog signal (during this sample time the input signal should be held constant); the total conversion time (including sample time) is 13 machine cycles (13  $\mu$ s at 12 MHz oscillator frequency). Conversion can be programmed to be single or continuous; at the end of a conversion an interrupt can be generated.

A unique feature is the capability of internal reference voltage programming. The internal reference voltages  $V_{\rm IntAREF}$  and  $V_{\rm IntAGND}$  for the A/D converter are both programmable to one of 16 steps with respect to the external reference voltages. This feature permits a conversion with a smaller internal reference voltage range to gain a higher resolution. In addition, the internal reference voltages can easily be adapted by software to the desired analog input voltage range (see table 2).

Table 2 djustable Internal Reference Voltages

Step	DAPR (.30) DAPR (.74)	$V_{IntAGND}$	$V_{IntAREF}$
0	0000	0.0	5.0
1	0001	0.3125	_
2	0010	0.625	_
3	0011	0.9375	_
4	0100	1.25	1.25
5	0101	1.5625	1.5625
6	0110	1.875	1.875
7	0111	2.1875	2.1875
8	1000	2.5	2.5
9	1001	2.8125	2.8125
10	1010	3.125	3.125
11	1011	3.4375	3.4375
12	1100	3.75	3.75
13	1101	_	4.0625
14	1110	_	4.375
15	1111	_	4.68754




Figure 4
Block Diagram A/D Converter

### **Compare/Capture Unit (CCU)**

The compare capture unit is a complex timer/register array for applications that require high speed I/O, pulse width modulation and more timer/counter capabilities. The CCU contains

- one 16-bit timer/counter (timer 2) with 2-bit prescaler, reload capability and a max.clock frequency of  $f_{\rm OSC}/12$  (1 MHz with a 12 MHz crystal).
- one 16-bit timer (compare timer) with 8-bit prescaler, reload capability and a max. clock frequency of  $f_{\rm OSC}/2$  (6 MHz with a 12 MHz crystal).
- thirteen 16-bit compare registers.
- five of which can be used as 16-bit capture registers.
- up to 21 output lines controlled by the CCU.
- seven interrupts which can be generated by CCU-events.

Figure 5 shows a block diagram of the CCU. Eight compare registers (CM0 to CM7) can individually be assigned to either timer 2 or the compare timer. Diagrams of the two timers are shown in figures 6 and 7. The four compare/capture registers and the compare/reload/capture register are always connected to timer 2. Dependent on the register type and the assigned timer two compare modes can be selected. Table 3 illustrates possible combinations and the corresponding output lines.

Table 3
CU Compare Configuration

Assigned Timer	DAPR (.30) DAPR (.74)	VIntAGND	V <sub>IntAREF</sub>
Timer 2	CRCH/CRCL CC1H/CC1L CC2H/CC2L CC3H/CC3L CC4H/CC4L  CC4H/CC4L  : CC4H/CC4L  CM0H/CM0L : CM7H/CM7L	P1.0/INT3/CC0 P1.1/INT4/CC1 P1.2/INT5/CC2 P1.3/INT6/CC3 P1.4/INT2/CC4 P5.0/CCM0 : P5.7/CCM7 P4.0/CM0 : P4.7/CM7	Comp. mode 0, 1 + Reload Comp. mode 0, 1 Comp. mode 0, 1 Comp. mode 0, 1 Comp. mode 0, 1 Comp. mode 1 : Comp. mode 1 : Comp. mode 1 : Comp. mode 1
Compare timer	CM0H/CM0L : : CM7H/CM7L	P4.0/CM0 : : P4.7/CM7	Comp. mode 0 (with add. latches) : : Comp. mode 0 (with add. latches)




Figure 5
Block Diagram of the Compare/Capture Unit

### **Compare**

In the compare mode, the 16-bit values stored in the dedicated compare registers are compared to the contents of the timer 2 register or the compare timer register. If the count value in the timer registers matches one of the stored values, an appropriate output signal is generated and an interrupt is requested. Two compare modes are provided:

- Mode 0: Upon a match the output signal changes from low to high. It goes back to low level when the timer overflows.
- Mode 1: The transition of the output signal can be determined by software. A timer overflow signal doesn't affect the compare-output.

Compare registers CM0 to CM7 use additional compare latches when operated in mode 0. Figure 8 shows the function of these latches. The latches are implemented to prevent from loss of compare matches which may occur when loading of the compare values is not correlated with the timer count. The compare latches are automatically loaded from the compare registers at every timer overflow.

### Capture

This feature permits saving of the actual timer/counter contents into a selected register upon an external event or a software write operation. Two modes are provided to latch the current 16-bit value of timer 2 registers into a dedicated capture register.

- Mode 0: Capture is performed in response to a transition at the corresponding port pins CC0 to CC3.
- Mode 1: Write operation into the low-order byte of the dedicated capture register causes the timer 2 contents to be latched into this register.

#### Reload of Timer 2

A 16-bit reload can be performed with the 16-bit CRC register, which is a concatenation of the 8-bit registers CRCL and CRCH. There are two modes from which to select:

- Mode 0: Reload is caused by a timer overflow (auto-reload).
- Mode 1: Reload is caused in response to a negative transition at pin T2EX (P1.5), which also can request an interrupt.

#### Timer/Counters 0 and 1

These timer/counters are fully compatible with timer/counter 0 or 1 of the SAB 8051 and can operate in four modes:

- Mode 0: 8-bit timer/counter with 32:1 prescaler
- Mode 1: 16-bit timer/counter
- Mode 2: 8-bit timer/counter with 8-bit auto reload
- Mode 3: Timer/counter 0 is configured as one 8-bit timer; timer/counter 1 in this mode holds its count.

External inputs INTO and INT1 can be programmed to function as a gate for timer/counters 0 and 1 to facilitate pulse width measurements.




Figure 6
Block Diagram of Timer 2






Figure 7
Block Diagram of the Compare Timer




Figure 8
Compare-Mode 0 with Registers CM0 to CM7

### **Interrupt Structure**

The SAB 80C517 has 14 interrupt vectors with the following vector addresses and request flags.

Table 4
Interrupt Sources and Vectors

Source (Request Flags)	Vector Address	Vector
IE0	0003H	External interrupt 0
TF0	000BH	Timer 0 overflow
IE1	0013H	External interrupt 1
TF1	001BH	Timer 1 overflow
RI0/TI0	0023H	Serial channel 0
TF2 + EXF2	002BH	Timer 2 overflow/ext. reload
IADC	0043H	A/D converter
IEX2	004BH	External interrupt 2
IEX3	0053H	External interrupt 3
IEX4	005BH	External interrupt 4
IEX5	0063H	External interrupt 5
IEX6	006BH	External interrupt 6
RI1/TI1	0083H	Serial channel 1
CTF	009BH	Compare timer overflow

Each interrupt vector can be individually enabled/disabled. The response time to an interrupt request is more than 3 machine cycles and less than 9 machine cycles.

External interrupts 0 and 1 can be activated by a low-level or a negative transition (selectable) at their corresponding input pin, external interrupts 2 and 3 can be programmed for triggering on a negative or a positive transition. The external interrupts 2 to 6 are combined with the corresponding alternate functions compare (output) and capture (input) on port 1.

For programming of the priority levels the interrupt vectors are combined to pairs or triples. Each pair or triple can be programmed individually to one of four priority levels by setting or clearing one bit in special function register IPO and one in IP1. Figure 9 shows the interrupt request sources, the enabling and the priority level structure.




Figure 9 Interrupt Structure




Figure 9 (cont'd)
Interrupt Structure



### **Multiplication/Division Unit**

This on-chip arithmetic unit provides fast 32-bit division, 16-bit multiplication as well as shift and normalize features. All operations are integer operations.

Operation	Result	Remainder	Execution Time
32-bit/16-bit 16-bit/16-bit	32-bit 16-bit	16-bit 16-bit	6 t cy 1) 4 t cy
16-bit * 16-bit	32-bit	_	4 t cy
32-bit normalize	_	_	6 t cy 2)
32-bit shift left/right	_	-	6 t cy 2)

<sup>&</sup>lt;sup>1)</sup> 1  $t_{CV}$  = 1  $\mu$ s @ 12 MHz oscillator frequency.

The MDU consists of six registers used for operands and results and one control register. Operation of the MDU can be divided in three phases:




Figure 10 Operation of the MDU

To start an operation, register MD0 to MD5 (or ARCON) must be written to in a certain sequence according to table 5 or 6. The order the registers are accessed determines the type of the operation. A shift operation is started by a final write operation to register ARCON (see also the register description).

<sup>2)</sup> The maximal shift speed is 6 shifts/cycle.



Table 5
Performing a MDU-Calculation

Operation	32-Bit/	/16-Bit	16-Bit/	16-Bit	16-Bit	* 16-Bit
First Write	MD0 MD1 MD2 MD3 MD4	D'endL D'end D'end D'endH D'orL	MD0 MD1 MD2 MD3 MD4	D'endL D'end D'end D'endH D'orL	MD0 MD4 MD1 MD5	M'andL M'orL M'andH M'orH
Last Write	MD5	D'orH	MD5	D'orH	IVIDO	IVI OIT I
First Read	MD0 MD1 MD2	QuoL Quo Quo	MD0 MD1 MD2	QuoL Quo Quo	MD0 MD1	PrL Pr
Last Read	MD3 MD4 MD5	QuoH RemL RemH	MD3 MD4 MD5	QuoH RemL RemH	MD2 MD3	Pr PrH

Table 6
Shift Operation with the CCU

Operation	Normalize, Shift Left, Shift Right			
First Write	MD0 MD1 MD2 MD3	least significant byte most significant byte		
Last Write	ARCON	start of conversion		
First Read	MD0 MD1 MD2	least significant byte		
Last Read	MD3	most significant byte		

#### **Abbreviations**

D'end: Dividend, 1st operand of division D'or: Divisor, 2nd operand of division

M'and : Multiplicand, 1st operand of multiplication M'or : Multiplicator, 2nd operand of multiplication

Pr : Product, result of multiplication

Rem : Remainder

Quo : Quotient, result of division

...L : means, that this byte is the least significant of the 16-bit or 32-bit operand ...H : means, that this byte is the most significant of the 16-bit or 32-bit operand

#### I/O Ports

The SAB 80C517 has seven 8-bit I/O ports and two input ports (8-bit and 4-bit wide).

Port 0 is an open-drain bidirectional I/O port, while ports 1 to 6 are quasi-bidirectional I/O ports with internal pull-up resistors. That means, when configured as inputs, ports 1 to 6 will be pulled high and will source current when externally pulled low. Port 0 will float when configured as input.

Port 0 and port 2 can be used to expand the program and data memory externally. During an access to external memory, port 0 emits the low-order address byte and reads/writes the data byte, while port 2 emits the high-order address byte. In this function, port 0 is not an open-drain port, but uses a strong internal pullup FET. Port 1, 3, 4, 5 and port 6 provide several alternate functions. Please see the "Pin Description" for details.

Port pins show the information written to the port latches, when used as general purpose port. When an alternate function is used, the port pin is controlled by the respective peripheral unit. Therefore the port latch must contain a "one" for that function to operate. The same applies when the port pins are used as inputs. Ports 1, 3, 4 and 5 are bit- addressable.

The SAB 80C517 has two dual-purpose input ports. The twelve port lines at port 7 and port 8 can be used as analog inputs for the A/D converter. If input voltages at P7 and P8 meet the specified digital input levels ( $V_{\rm II}$  and  $V_{\rm IH}$ ) the port can also be used as digital input port.

### **Power Saving Modes**

The SAB 80C517 provides – due to Siemens ACMOS technology – three modes in which power consumption can be significantly reduced.

### - The Slow Down Mode

The controller keeps up the full operating functionality, but is driven with the eighth part of its normal operating frequency. Slowing down the frequency greatly reduces power consumption.

#### - The Idle Mode

The CPU is gated off from the oscillator, but all peripherals are still supplied by the clock and able to work.

### - The Power Down Mode

Operation of the SAB 80C517 is stopped, the oscillator is turned off. This mode is used to save the contents of the internal RAM with a very low standby current.

All of these modes are entered by software. Special function register PCON (power control register, address is 87H) is used to select one of these modes.

### **Hardware Enable for Power Saving Modes**

A dedicated Pin (PE/SWD) of the SAB 80C517 allows to block the power saving modes. Since this pin is mostly used in noise-critical application it is combined with an automatic start of the Watchdog Timer (see there for further description).

 $\overline{PE}/SWD = V_{IH}$  (logic high level): Using of the power saving modes is not possible. The

instruction sequences used for entering of these modes

will not affect the normal operation of the device.

 $\overline{PE}/SWD = V_{IL}$  (logic low level): All power saving modes can be activated by software.

When left unconnected, Pin PE/SWD is pulled to high level by a weak internal pullup. This is done to provide system

protection on default.

The logic-level applied to pin  $\overline{PE}/SWD$  can be changed during program execution to allow or to block the use of the power saving modes without any effect on the on-chip watchdog circuitry.

### **Power Down Mode**

The power down mode is entered by two consecutive instructions directly following each other. The first instruction has to set the flag PDE (power down enable) and must not set PDS (power down set). The following instruction has to set the start bit PDS. Bits PDE and PDS will automatically be cleared after having been set.

The instruction that sets bit PDS is the last instruction executed before going into power down mode. The only exit from power down mode is a hardware reset.

The status of all output lines of the controller can be looked up in table 7.

Table 7
Status of External Pins During Idle and Power Down

Outputs		on executed from ode memory	Last instruction executed from external code memory		
	Idle	Power down	Idle	Power Down	
ALE	High	Low	High	Low	
PSEN	High	Low	High	Low	
Port 0	Data	Data	Float	Float	
Port 1	Data/alternate outputs	Data/last output	Data/alternate outputs	Data/last output	
Port 2	Data	Data	Address	Data	
Port 3	Data/alternate outputs	Data/last output	Data/alternate outputs	Data/last output	
Port 4	Data/alternate outputs	Data/last output	Data/alternate outputs	Data/last output	
Port 5	Data/alternate outputs	Data/last output	Data/alternate outputs	Data/last output	
Port 6	Data/alternate outputs	Data/last output	Data/alternate outputs	Data/last output	

### **Idle Mode**

During idle mode all peripherals of the SAB 80C517 are still supplied by the oscillator clock. Thus the user has to take care which peripheral should continue to run and which has to be stopped during Idle.

The procedure to enter the Idle mode is similar to entering the power down mode. The two bits IDLE and IDLS must be set by to consecutive instructions to minimize the chance of unintentional activating of the idle mode.

There are two ways to terminate the idle mode:

- The idle mode can be terminated by activating any enabled interrupt. This interrupt will be serviced and normally the instruction to be executed following the RETI instruction will be the one following the instruction that sets the bit IDLS.
- The other way to terminate the idle mode, is a hardware reset. Since the oscillator is still
  running, the hardware reset must be held active only for two machine cycles for a complete
  reset.

Normally the port pins hold the logical state they had at the time idle mode was activated. If some pins are programmed to serve their alternate functions they still continue to output during idle mode if the assigned function is on. The control signals ALE and PSEN hold at logic high levels (see table 7).

Table 8
Baud Rate Generation

Function		Serial Interfa	ice 0	Serial Interface 1		
	Mode	М	ode 0	-		
8-Bit synchro- nouschannel	Baud rate *)	1 MHz @ f <sub>OSC</sub> = 12 MHz		_		
	Baud rate derived from	fosc		_		
	Mode	М	ode 1	Mode B		
8-Bit UART	Baud rate *)	1 – 62.5 K	4800, 9600	1.5 – 375 K		
	Baud rate derived from	Timer 1	BD	8-bit baud rate generator		
	Mode	Mode 2	Mode 3	Mode A		
9-Bit UART	Baud rate *)	187.5 K/ 375 K	1 – 62.5 K	1.5 – 375 K		
	Baud rate derived from	fosc/2	Timer 1	8-bit baud rate generator		

<sup>\*)</sup> Baud rate values are given for 12 MHz oscillator frequency.

#### Serial Interface 0

Serial Interface 0 can operate in 4 modes:

Mode 0: Shift register mode:

Serial data enters and exits through  $R \times D0$ .  $T \times D0$  outputs the shift clock 8 data bits are transmitted/received (LSB first). The baud rate is fixed at 1/12 of the oscillator frequency.

Mode 1: 8-bit UART, variable baud rate:

10-bit are transmitted (through  $R \times D0$ ) or received (through  $R \times D0$ ): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB80 in special function register S0CON. The baud rate is variable.

Mode 2: 9-bit UART, fixed baud rate:

11-bit are transmitted (through  $T \times D0$ ) or received (through  $R \times D0$ ): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On transmission, the 9th data bit (TB80 in S0CON) can be assigned to the value of 0 or 1. For example, the parity bit (P in the PSW) could be moved into TB80 or a second stop bit by setting TB80 to 1. On reception the 9th data bit goes into RB80 in special function register S0CON, while the stop bit is ignored. The baud rate is programmable to either 1/32 or 1/64 of the oscillator frequency.

Mode 3: 9-bit UART, variable baud rate:

11-bit are transmitted (through  $T \times D0$ ) or received (through  $R \times D0$ ): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). In fact, mode 3 is the same as mode 2 in all respects except the baud rate. The baud rate in mode 3 is variable.

#### Variable Baud Rates for Serial Interface 0

Variable baud rates for modes 1 and 3 of serial interface 0 can be derived from either timer 1 or from the oscillator via a special prescaler ("BD").

Timer 1 may be operated in mode 1 (to generate slow baud rates) or mode 2. The dedicated baud rate generator "BD" provides the two standard baud rates 4800 or 9600 baud. Table 8 shows possible configurations and the according baud rates.

#### Serial Interface 1

Serial interface 1 can operate in two asynchronous modes:

Mode A: 9-bit UART, variable baud rate.

11 bits are transmitted (through  $T \times D0$ ) or received (through  $R \times D0$ ): a start bit (0), 8 data bits (LSB first), a programmable 9th, and a stop bit (1). On trans-mission, the 9th data bit (TB81 in S1CON) can be assigned to the value of 0 or 1. For example, the parity bit (P in the PSW) could be moved into TB81 or a second stop bit by setting TB81 to 1. On reception the 9th data bit goes into RB81 in special function

register S1CON, while the stop bit is ignored.

Mode B: 8-bit UART, variable baud rate.

10 bits are transmitted (through  $T \times D1$ ) or received (through  $R \times D1$ ): a start bit (0), 8 data bits (LSB first), and a stop bit (1). On reception, the stop bit goes into RB81

in special function register S1CON.

#### Variable Baud Rates for Serial Interface 1

Variable baud rates for modes A and B of serial interface 1 can be derived from a dedicated baud rate generator.

The baud rate clock (baud rate =  $\frac{\text{baud rate clock}}{16}$ ) is generated by a 8-bit free

running timer with programmable reload register.

### **Watchdog Units**

The SAB 80C517 offers two enhanced fail safe mechanisms, which allow an automatic recovery from hardware failure or software upset:

- programmable watchdog timer (WDT), variable from 512  $\mu$ s up to about 1.1 s time out period @12 MHz. Upward compatible to SAB 80515 watchdog.
- oscillator watchdog (OWD), monitors the on-chip oscillator and forces the microcontroller to go into reset state, in case the on-chip oscillator fails.

### **Programmable Watchdog Timer**

The WDT can be activated by hardware or software.

Hardware initialization is done when pin  $\overline{PE}/SWD$  (Pin 4) is held high during RESET. The SAB 80C517 then starts program execution with the WDT running. Pin  $\overline{PE}/SWD$  doesn't allow dynamic switching of the WDT.

Software initialization is done by setting bit SWDT. A refresh of the watchdog timer is done by setting bits WDT and SWDT consecutively.

A block diagram of the watchdog timer is shown in figure 11.

When a watchdog timer reset occurs, the watchdog timer keeps on running, but a status flag WDTS is set. This flag can also be manipulated by software.




Figure 11
Block Diagram of the Programmable Watchdog Timer

### **Oscillator Watchdog**

The oscillator watchdog monitors the on-chip quartz oscillator. A detected oscillator failure ( $f_{OSC}$  < appr. 300 kHz) causes a hardware reset. The reset state is held until the on-chip oscillator is working again. The oscillator watchdog feature is enabled by a high level at pin OWE (pin 69). An oscillator watchdog reset sets status flag OWDS which can be examined and modified by software. Figure 12 shows a block diagram of the oscillator watchdog.




Figure 12
Functional Block Diagram of the Oscillator Watchdog

### **Instruction Set Summary**

The SAB 80C517/80C537 has the same instruction set as the industry standard 8051 microcontroller.

A pocket guide is available which contains the complete instruction set in functional and hexadecimal order. Furtheron it provides helpful information about Special Function Registers, Interrupt Vectors and Assembler Directives.

### **Literature Information**

Title	Ordering No.
Microcontroller Family SAB 8051 Pocket Guide	B158-H6497-X-X-7600



### **Absolute Maximum Ratings**

Ambient temperature under bias	
SAB 80C517/83C537	. 0 to 70 °C
SAB 80C517/83C537-T40/85	. – 40 to 85 °C
Storage temperature T <sub>ST</sub>	. – 65 to 150 °C
Voltage on $V_{CC}$ pins with respect to ground ( $V_{SS}$ )	
Voltage on any pin with respect to ground $(V_{SS})$	
Input current on any pin during overload condition	. – 10mA to +10mA
Absolute sum of all input currents during overload condition	.  100mA
Power dissipation	

**Note** Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage of the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for longer periods may affect device reliability. During overload conditions ( $V_{\rm IN} > V_{\rm CC}$  or  $V_{\rm IN} < V_{\rm SS}$ ) the Voltage on  $V_{\rm CC}$  pins with respect to ground ( $V_{\rm SS}$ ) must not exeed the values definded by the absolute maximum ratings.

### **DC** Characteristics

$$V_{\rm CC}$$
 = 5 V ± 10 %;  $V_{\rm SS}$  = 0 V;   
  $T_{\rm A}$  = 0 to 70 °C for the SAB 80C517/83C537   
  $T_{\rm A}$  = - 40 to 85 °C for the SAB 80C517-/83C537-T40/85

Parameter	Symbol	Symbol Limit Values		Unit	Test condition
		min.	max.		
Input low voltage (except EA)	$V_{IL}$	- 0.5	0.2 V <sub>CC</sub> - - 0.1	V	_
Input low voltage (EA)	$V_{IL1}$	- 0.5	0.2 V <sub>CC</sub> 0.3	V	_
Input high voltage	$V_{IH}$	0.2 V <sub>CC</sub> + 0.9	V <sub>CC</sub> + 0.5	V	_
Input high voltage to XTAL2	V <sub>IH1</sub>	0.7 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	-
Input high voltage to RESET	V <sub>IH2</sub>	0.6 V <sub>CC</sub>	$V_{\rm CC}$ + 0.5	V	-
Output low voltage (ports 1, 2, 3, 4, 5, 6)	$V_{OL}$	_	0.45	V	I <sub>OL</sub> =1.6 mA <sup>1)</sup>

Notes see page 47.

# DC Characteristics (cont'd)

Parameter	Symbol	Limit	Values	Unit	Test condition	
		min.	max.			
Output low voltage (ports ALE, PSEN, RO)	V <sub>OL1</sub>	_	0.45	V	I <sub>OL</sub> =3.2mA <sup>1)</sup>	
Output high voltage (ports 1, 2, 3, 4, 5, 6)	$V_{OH}$	2.4 0.9 V <sub>CC</sub>		V	I <sub>OH</sub> =-80 μA I <sub>OH</sub> =-10 μA	
Output high voltage (port 0 in external bus mode, ALE, PSEN, RO)	V <sub>OH1</sub>	2.4 0.9 V <sub>CC</sub>		V	$I_{OH}$ =-800 $\mu$ A <sup>2)</sup> $I_{OH}$ =-80 $\mu$ A <sup>2)</sup>	
Logic 0 input current (ports 1, 2, 3, 4, 5, 6)	I <sub>IL</sub>	- 10	- 70	μА	V <sub>IN</sub> = 0.45 V	
Input low current to RESET for reset	$I_{IL2}$	- 10	-100	μА	V <sub>IN</sub> = 0.45 V	
Input low current (XTAL2)	$I_{IL3}$	_	<b>– 15</b>	μА	V <sub>IN</sub> = 0.45 V	
Input low current (OWE, PE/SWD)	I <sub>IL4</sub>	_	- 20	μА	V <sub>IN</sub> = 0.45 V	
Logical 1-to-0 transition current (ports 1, 2, 3, 4, 5, 6)	$I_{TL}$	<b>–</b> 65	<b>- 650</b>	μА	<i>V</i> <sub>IN</sub> = 2 V	
Input leakage current (port 0, EA, ports 7, 8)	$I_{LI}$	_	± 1	μА	$0.45 < V_{\text{IN}} < V_{\text{CC}}^{10)}$	
Pin capacitance	C <sub>IO</sub>	_	10	pF	f <sub>C</sub> = 1 MHz T <sub>A</sub> = 25 °C	
Power supply current: Active mode, 12 MHz <sup>6)</sup> Idle mode, 12 MHz <sup>6)</sup>	$I_{CC}$	_ _	40 15	mA mA	$V_{CC} = 5 \text{ V},^{4}$ $V_{CC} = 5 \text{ V},^{5}$	
Slow down mode, 12 MHz <sup>6)</sup> Active mode, 16 MHz <sup>6)</sup> Idle mode, 16 MHz <sup>6)</sup>	$I_{\rm CC}$	-  -  -	15 52.3 19	mA mA mA	$V_{CC} = 5 \text{ V},^{5}$ $V_{CC} = 5 \text{ V},^{4}$ $V_{CC} = 5 \text{ V},^{5}$	
Slow down mode, 16MHz <sup>6)</sup> Power down Mode	$I_{PD}$	_	19 50	mA μA	$V_{\rm CC} = 5 \text{ V},^{5)}$ $V_{\rm CC} = 25.5 \text{ V}^{3)}$	

Notes see page 47.

### A/D Converter Characteristics


 $\begin{array}{c} V_{\rm CC} = 5 \ \ \mbox{V} \pm 10 \ \%; \ V_{\rm SS} = 0 \ \mbox{V} \\ V_{\rm AREF} = V_{\rm CC} \pm 5\%; \ V_{\rm AGND} = V_{\rm SS} \pm 0.2 \ \mbox{V}; \ V_{\rm IntAREF} - V_{\rm IntAGND} \ge 1 \mbox{V} \\ T_{\rm A} = 0 \ \mbox{to} \ 70 \ \ ^{\circ}\mbox{C} \ \ \mbox{for the SAB} \ 80\mbox{C517/83C537-T40/875} \\ T_{\rm A} = -40 \ \mbox{to} \ 85 \ \ ^{\circ}\mbox{C} \ \ \mbox{for the SAB} \ 80\mbox{C517/83C537-T40/875} \end{array}$ 

Parameter	Symbol	Li	mit valu	ies	Unit	Test condition	
		min.	typ.	max.			
Analog input voltage	V <sub>AINPUT</sub>	V <sub>AGND</sub> – 0.2	-	V <sub>AREF</sub> + 0.2	V	9)	
Analog input capacitance	$C_{I}$	_	25	60	pF	7)	
Load time	$t_{L}$	_	_	2 t <sub>CY</sub>	μs	7)	
Sample time (incl. load time)	ts	_	_	7t <sub>CY</sub>	μs	7)	
Conversion time (incl. sample time)	t <sub>C</sub>	_	_	13 t <sub>CY</sub>	μs	7)	
Differential non-linearity Integral non-linearity Offset error Gain error Total unadjusted error	DNLE INLE TUE		± 1/2 ± 1/2 ± 1/2 ± 1/2 ± 1/2	± 1 ± 1 ± 1 ± 1 ± 2	LSB LSB LSB LSB	$V_{\rm IntAREF}$ = $V_{\rm AREF}$ = $V_{\rm CC}$ $V_{\rm IntAGND}$ = $V_{\rm AGND}$ = $V_{\rm SS}$ 7)	
Internal reference error	V <sub>IntREFERR</sub>	_		± 30	mV	8)	
$\overline{V_{AREF}}$ supply current	$I_{REF}$	_	_	5	mA	8)	

Notes see page 47.

### Notes for pages 44, 45 and 46:

- 1) Capacitive loading on ports 0 and 2 may cause spurious noise pulses to be superimposed on the  $V_{\rm OL}$  of ALE and ports 1, 3, 4, 5 and 6. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operation.
  - In the worst case (capacitive loading > 100 pF), the noise pulse on ALE line may exceed 0.8 V. In such cases it may be desirable to qualify ALE with a schmitt-trigger, or use an address latch with a schmitt- trigger strobe input.
- 2) Capacitive loading on ports 0 and 2 may cause the  $V_{\rm OH}$  on ALE and  $\overline{\rm PSEN}$  to momentarily fall below the 0.9  $V_{\rm CC}$  specification when the address lines are stabilizing.
- 3) Power down  $I_{PD}$  is measured with all output pins disconnected;  $\overline{EA} = \overline{RESET} = V_{CC}$ ; Port  $0 = Port 7 = Port 8 = V_{CC}$ ; XTAL1 = N.C.; XTAL2 =  $V_{SS}$ ;  $V_{AGND} = N.C.$ ;  $V_{AREF} = V_{CC}$ ;  $\overline{PE}/SWD = OWE = V_{SS}$ .
- 4) I<sub>CC</sub> (active mode) is measured with all output pins disconnected; XTAL2 driven with clock signal according to the figure below; XTAL1 = N.C.;
  EA = OWE = PE/SWD = V<sub>CC</sub>; Port 0 = Port 7 = Port 8 = V<sub>CC</sub>;
  RESET = V<sub>SS</sub>. I<sub>CC</sub> would be slightly higher if a crystal oscillator is used.
- 5)  $I_{CC}$  (idle mode,) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with clock signal according to the figure below; XTAL1 = N.C.;  $\overline{RESET} = OWE = V_{CC}$ ; Port  $0 = Port 7 = Port 8 = V_{CC}$ ;  $\overline{EA} = \overline{PE}/SWD = V_{SS}$ .  $I_{CC}$  (slow down mode) is measured with all output pins disconnected and with all peripherals disabled; XTAL2 driven with clock signal according to the figure below; XTAL = N.C.; Port  $7 = Port 8 = V_{CC}$ ;  $\overline{EA} = \overline{PE}/SWD = V_{SS}$ .
- 6)  $I_{\rm CC}$  (max.) at other frequencies is given by: active mode:  $I_{\rm CC}$  max = 3.1  $_{*}f_{\rm OSC}$  + 3.0 idle mode:  $I_{\rm CC}$  max = 1.0  $_{*}f_{\rm OSC}$  + 3.0 Where  $f_{\rm OSC}$  is the oscillator frequency in MHz.  $I_{\rm CC}$  values are given in mA and measured at  $V_{\rm CC}$  = 5 V (see also notes 4 and 5).
- 7) The output impedance of the analog source must be low enough to assure full loading of the sample capacitance  $(C_l)$  during load time  $(T_L)$ . After charging of the internal capacitance  $(C_l)$  in the load time  $(T_L)$  the analog input must be held constant for the rest of the sample time  $(T_S)$ .
- 8) The differential impedance  $R_D$  of the analog reference voltage source must be less than 1 k $\Omega$  at reference supply voltage.
- 9) Exceeding the limit values at one or more input channels will cause additional current which is sinked sourced at these channels. This may also affect the accuracy of other channels which are operated within the specification.
- 10) Only valid for not selected analog inputs.



Clock of Waveform for I  $_{\rm CC}$  Tests in Active, Idle Mode and Slow Down Mode

### **AC Characteristics**

 $V_{\rm CC}$  = 5 V  $\pm$  10 %;  $V_{\rm SS}$  = 0 V  $T_{\rm A}$  = 0 to 70 °C for the SAB 80C517/83C537  $T_{\rm A}$  = - 40 to 85 °C for the SAB 80C517/83C537-T40/85 ( $C_{\rm L}$  for port 0, ALE and  $\overline{\rm PSEN}$  outputs = 100 pF;  $C_{\rm L}$  for all other outputs = 80 pF))

Parameter	Symbol	Limit values				
		12 MHz clock		Variabl 1/t <sub>CLCL</sub> = 3.5 M		
		min	max.	min.	max.	

### **Program Memory Characteristics**

ALE pulse width	t <sub>LHLL</sub>	127	_	2 t <sub>CLCL</sub> - 40	_	ns
Address setup to ALE	t <sub>AVLL</sub>	53	_	t <sub>CLCL</sub> - 30	_	ns
Address hold after ALE	$t_{LLAX}$	48	_	t <sub>CLCL</sub> – 35	_	ns
ALE to valid instruction in	t <sub>LLIV</sub>	_	233	_	4 <i>t</i> <sub>CLCL</sub> – 100	ns
ALE to PSEN	t <sub>LLPL</sub>	58	_	t <sub>CLCL</sub> - 25	_	ns
PSEN pulse width	t <sub>PLPH</sub>	215	_	3 t <sub>CLCL</sub> – 35	_	ns
PSEN to valid instruction in	t <sub>PLIV</sub>	_	150	_	3 <i>t</i> <sub>CLCL</sub> – 100	ns
Input instruction hold after PSEN	t <sub>PXIX</sub>	0	_	0		ns
Input instruction float after PSEN *)	t <sub>PXIX*</sub> )	_	63	-	t <sub>CLCL</sub> – 20	ns
Address valid after PSEN *)	$t_{PXAV^{\star}}$	75	_	t <sub>CLCL</sub> – 8	_	ns
Address to valid instruction in	t <sub>AVIV</sub>	_	302	0	5t <sub>CLCL</sub> – 115	ns
Address float to PSEN	t <sub>AZPL</sub>	_	_	_		ns
· <del></del>			_			

<sup>\*)</sup> Interfacing the SAB 80C517 to devices with float times up to 75 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.

## AC Characteristics (cont'd)

Parameter	Symbol	Limit values				
		12 MHz clock		Variable clock 1/t CLCL = 3.5 MHz to 12 MHz		
		min	max.	min.	max.	

## **External Data Memory Characteristics**

RDpulse width	t <sub>RLRH</sub>	400	_	6 t <sub>CLCL</sub> – 100	_	ns
WR pulse width	t <sub>WLWH</sub>	400	_	6 t <sub>CLCL</sub> - 100	_	ns
Address hold after ALE	t <sub>LLAX2</sub>	132	_	2 t <sub>CLCL</sub> - 30	_	ns
RD to valid instr in	t <sub>RLDV</sub>	_	252	_	5 t <sub>CLCL</sub> – 165	ns
Data hold after RD	t <sub>RHDX</sub>	0	_	0	_	ns
Data float after RD	t <sub>RHDZ</sub>	_	97	_	2 t <sub>CLCL</sub> - 70	ns
ALE to valid data in	t <sub>LLDV</sub>	_	517	_	8 t <sub>CLCL</sub> – 150	ns
Address to valid data in	t <sub>AVDV</sub>	_	585	_	9 t <sub>CLCL</sub> – 165	ns
ALE to WR or RD	t <sub>LLWL</sub>	200	300	3 t <sub>CLCL</sub> - 50	3 t <sub>CLCL</sub> +50	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	43	123	t <sub>CLCL</sub> – 40	t <sub>CLCL</sub> +40	ns
Address valid to WR	t <sub>AVWL</sub>	203	_	4 t <sub>CLCL</sub> - 130	_	ns
Data valid to WR transition	t <sub>QVWX</sub>	33	_	t <sub>CLCL</sub> – 50	-	ns
Data setup before WR	t <sub>QVWX</sub>	433	_	7 t <sub>CLCL</sub> – 150	_	ns
Data hold after WR	t <sub>WHQX</sub>	33	_	t <sub>CLCL</sub> - 50	_	ns
Address float after RD	t <sub>RLAZ</sub>	_	0	_	0	ns

### **AC Characteristics**

 $V_{CC} = 5 \text{ V} \pm 10 \text{ %}; V_{SS} = 0 \text{ V}$ 

 $T_A = 0$  to 70 °C for the SAB 80C517-16/83C537-16  $T_A = -40$  to 85 °C for the SAB 80C517-16/83C537-16-T40/85

( $C_L$  for port 0, ALE and  $\overline{\text{PSEN}}$  outputs = 100pF;  $C_L$  for all outputs = 80 pF)

Parameter	Symbol	Limit values				
		16 MHz clock		Variable 1/t <sub>CLCL</sub> = 3.5 N		
		min	max.	min.	max.	

### **Program Memory Characteristics**

t <sub>LHLL</sub>	85	_	2 t <sub>CLCL</sub> – 40	_	ns
t <sub>AVLL</sub>	33	_	t <sub>CLCL</sub> - 30	_	ns
t <sub>LLAX</sub>	28	_	t <sub>CLCL</sub> - 35	_	ns
$t_{LLIV}$	_	150	_	4t <sub>CLCL</sub> - 100	ns
$t_{LLPL}$	38	_	t <sub>CLCL</sub> – 25	_	ns
t <sub>PLPH</sub>	153	_	3 t <sub>CLCL</sub> – 35	_	ns
t <sub>PLIV</sub>	_	88	_	3t <sub>CLCL</sub> - 100	ns
t <sub>PXIX</sub>	0	_	0	_	ns
$t_{PXIZ}$	_	43	_	t <sub>CLCL</sub> – 20	ns
$t_{PXAV}$	55	_	t <sub>CLCL</sub> – 8	_	ns
t <sub>AVIV</sub>	_	198	0-	5t <sub>CLCL</sub> – 115	ns
t <sub>AZPL</sub>	0	_	0	_	ns
	tavll  tllax  tlliv  tlliv  tlliv  tpliv  tpliv  tpxix  tpxiz  tpxiz	t <sub>AVLL</sub> 33  t <sub>LLAX</sub> 28  t <sub>LLIV</sub> -  t <sub>LLIV</sub> 38  t <sub>PLPH</sub> 153  t <sub>PLIV</sub> -  t <sub>PXIX</sub> 0  t <sub>PXIZ</sub> -  t <sub>PXAV</sub> 55  t <sub>AVIV</sub> -	tand       33       -         tand       28       -         tand       -       150         tand       -       -         tand       -       - </td <td><math>t_{AVLL}</math>       33       -       <math>t_{CLCL}</math> - 30         <math>t_{LLAX}</math>       28       -       <math>t_{CLCL}</math> - 35         <math>t_{LLIV}</math>       -       150       -         <math>t_{LLIV}</math>       38       -       <math>t_{CLCL}</math> - 25         <math>t_{PLIP}</math>       153       -       3 <math>t_{CLCL}</math> - 35         <math>t_{PLIV}</math>       -       88       -         <math>t_{PXIX}</math>       0       -       0         <math>t_{PXIZ}</math>       -       43       -         <math>t_{PXAV}</math>       55       -       <math>t_{CLCL}</math> - 8         <math>t_{AVIV}</math>       -       198       0-</td> <td><math>t_{AVLL}</math>       33       -       <math>t_{CLCL} - 30</math>       -         <math>t_{LLAX}</math>       28       -       <math>t_{CLCL} - 35</math>       -         <math>t_{LLIV}</math>       -       150       -       <math>4t_{CLCL} - 100</math> <math>t_{LLPL}</math>       38       -       <math>t_{CLCL} - 25</math>       -         <math>t_{PLPH}</math>       153       -       <math>3t_{CLCL} - 35</math>       -         <math>t_{PLIV}</math>       -       88       -       <math>3t_{CLCL} - 100</math> <math>t_{PXIX}</math>       0       -       0       -         <math>t_{PXIZ}</math>       -       43       -       <math>t_{CLCL} - 20</math> <math>t_{PXAV}</math>       55       -       <math>t_{CLCL} - 8</math>       -         <math>t_{AVIV}</math>       -       198       0       5t_{CLCL} - 115</td>	$t_{AVLL}$ 33       - $t_{CLCL}$ - 30 $t_{LLAX}$ 28       - $t_{CLCL}$ - 35 $t_{LLIV}$ -       150       - $t_{LLIV}$ 38       - $t_{CLCL}$ - 25 $t_{PLIP}$ 153       -       3 $t_{CLCL}$ - 35 $t_{PLIV}$ -       88       - $t_{PXIX}$ 0       -       0 $t_{PXIZ}$ -       43       - $t_{PXAV}$ 55       - $t_{CLCL}$ - 8 $t_{AVIV}$ -       198       0-	$t_{AVLL}$ 33       - $t_{CLCL} - 30$ - $t_{LLAX}$ 28       - $t_{CLCL} - 35$ - $t_{LLIV}$ -       150       - $4t_{CLCL} - 100$ $t_{LLPL}$ 38       - $t_{CLCL} - 25$ - $t_{PLPH}$ 153       - $3t_{CLCL} - 35$ - $t_{PLIV}$ -       88       - $3t_{CLCL} - 100$ $t_{PXIX}$ 0       -       0       - $t_{PXIZ}$ -       43       - $t_{CLCL} - 20$ $t_{PXAV}$ 55       - $t_{CLCL} - 8$ - $t_{AVIV}$ -       198       0       5t_{CLCL} - 115

<sup>\*)</sup> Interfacing the SAB 80C517 to devices with float times up to 55 ns is permissible. This limited bus contention will not cause any damage to port 0 drivers.


## AC Characteristics (cont'd)

Parameter	Symbol	Limit values				Unit
		16 MHz clock		Variable clock 1/t CLCL = 3.5 M Hz to 16 MHz		
		min max.		min.	max.	


## **External Data Memory Characteristics**

RDpulse width	t <sub>RLRH</sub>	275	_	6 t <sub>CLCL</sub> – 100	_	ns
WR pulse width	t <sub>WLWH</sub>	275	_	6 t <sub>CLCL</sub> - 100	_	ns
Address hold after ALE	t <sub>LLAX2</sub>	90	_	2 t <sub>CLCL</sub> – 35	_	ns
RD to valid data in	t <sub>RLDV</sub>	_	148	_	5 t <sub>CLCL</sub> – 165	ns
Data hold after RD	t <sub>RHDX</sub>	0	_	0	_	ns
Data float after RD	t <sub>RHDZ</sub>	-	55	_	2 t <sub>CLCL</sub> - 70	ns
ALE to valid data in	t <sub>LLDV</sub>	_	350	_	8 t <sub>CLCL</sub> - 150	ns
Address to valid data in	t <sub>AVDV</sub>	_	398	_	9 t <sub>CLCL</sub> - 165	ns
ALE to WR or RD	$t_{LLWL}$	138	238	3 t <sub>CLCL</sub> - 50	3 t <sub>CLCL</sub> +50	ns
WR or RD high to ALE high	t <sub>WHLH</sub>	23	103	t <sub>CLCL</sub> – 40	t <sub>CLCL</sub> +40	ns
Address valid to WR	t <sub>AVWL</sub>	120	_	4 t <sub>CLCL</sub> - 130	_	ns
Data valid to WR transition	t <sub>QVWX</sub>	13	_	t <sub>CLCL</sub> - 50	_	ns
Data setup before WR	t <sub>QVWH</sub>	288	_	7 t <sub>CLCL</sub> – 150	_	ns
Data hold after WR	t <sub>WHQX</sub>	13	-	t <sub>CLCL</sub> - 50	_	ns
Address float after RD	t <sub>RLAZ</sub>		0	_	0	ns






## **Program Memory Read Cycle**



### **Data Memory Read Cycle**





**Data Memory Write Cycle** 

## AC Characteristics (cont'd)

Parameter	Symbol	Limit values		Unit
		Variabl Frequ. = 3.5 N		
		min	max.	

### **External Clock Drive**


Oscillator period	t <sub>CLCL</sub>	83.3	285	ns
Oscillator frequency	1/t <sub>CLCL</sub>	3.5	12	MHz
High time	t <sub>CHCX</sub>	20	_	ns
Low time	t <sub>CLCX</sub>	20	_	ns
Rise time	<sup>t</sup> CLCH	_	20	ns
Fall time	<sup>t</sup> CHCL	_	20	ns

## AC Characteristics (cont'd)

Parameter	Symbol	Limit values		
		Variable clock Frequ. = 1 MHz to 16 MHz		
		min	max.	

### **External Clock Drive**

Oscillator period	t <sub>CLCL</sub>	62.5	285	ns
Oscillator frequency	1/t <sub>CLCL</sub>	3.5	16	MHz
High time	t <sub>CHCX</sub>	25	_	ns
Low time	t <sub>CLCX</sub>	25	_	ns
Rise time	t <sub>CLCH</sub>	_	20	ns
Fall time	t CHCL	-	20	ns



**External Clock Cycle** 

## AC Characteristics (cont'd)

Parameter	Symbol	Limit values				Unit
		12 MHz clock		Variable clock 1/t CLCL =3.5 MHz to 12 MHz		
		min.	max.	min.	max.	

## **System Clock Timing**


ALE to CLKOUT	t <sub>LLSH</sub>	543	_	7t <sub>CLCL</sub> - 40	_	ns
CLKOUT high time	t <sub>SHSL</sub>	127	_	2t <sub>CLCL</sub> - 40	_	ns
CLKOUT low time	t <sub>SLSH</sub>	793	_	10 <i>t</i> <sub>CLCL</sub> – 40	_	ns
CLKOUT low to ALE high	t <sub>SLLH</sub>	43	123	t <sub>CLCL</sub> – 40	t <sub>CLCL</sub> + 40	ns

## AC Characteristics (cont'd)

Parameter	Symbol	Limit values				Unit
		16 MHz clock		Variable clock 1/t CLCL = 3.5 MHz to 16 MHz		
		min.	max.	min.	max.	

## **System Clock Timing**

ALE to CLKOUT	t <sub>LLSH</sub>	398	_	7t <sub>CLCL</sub> - 40	_	ns
CLKOUT high time	<sup>t</sup> SHSL	85	_	2t <sub>CLCL</sub> - 40	_	ns
CLKOUT low time	t <sub>SLSH</sub>	585	_	10 <i>t</i> <sub>CLCL</sub> – 40	_	ns
CLKOUT low to ALE high	t <sub>SLLH</sub>	23	103	t <sub>CLCL</sub> – 40	t <sub>CLCL</sub> + 40	ns



**System Clock Timing** 




### **ROM Verification Characteristics**

$$T_{A} = 25^{\circ}\text{C} \pm 5^{\circ}\text{C}; \ V_{CC} = 5 \text{ V} \pm 10\%; \ V_{SS} = 0 \text{ V}$$

Parameter	Symbol	Limit values			
		min	max.		

### **ROM Verification**


Address to valid data	t <sub>AVQV</sub>	_	48 t <sub>CLCL</sub>	ns
ENABLE to valid data	t ELQV	_	48 t <sub>CLCL</sub>	ns
Data float after ENABLE	t <sub>EHQZ</sub>	0	48 t <sub>CLCL</sub>	ns
Oscillator frequency	1/t <sub>CLCL</sub>	4	6	MHz




### **ROM Verification**




### **Recommended Oscillator Circuits**



### **AC Testing**



### **Input, Output Waveforms**



### **Float Waveforms**