

Microcomputer Components

SAB 80C515A / SAB 83C515A-5 8-Bit CMOS Microcontroller

SAB 80C5	SAB 80C515A/83C515A-5 Addendum							
Revision I	History:	Current Version: 08.95						
Previous '	Version:	11.92						
Page	Subjects (m	Subjects (major changes since last revision)						
3-6	CCH4 / CC	CCH4 / CCL4 deleted						
3-16	Table suppl	emented (MOVX @Ri, EA = 1, 00)						
5-4	5-4 Falling edge for P4.0 / ADST in figure 5-2 added							
5-10	Formula for SREL added							
6-1	New release	New release of SAB 80C515A / 83C515A-5 data sheet inserted						

Edition 08.95

Published by Siemens AG, Bereich Halbleiter, Marketing-Kommunikation, Balanstraße 73, 81541 München

© Siemens AG 1995.

All Rights Reserved.

Attention please!

As far as patents or other rights of third parties are concerned, liability is only assumed for components, not for applications, processes and circuits implemented within components or assemblies.

The information describes the type of component and shall not be considered as assured characteristics.

Terms of delivery and rights to change design reserved.

For questions on technology, delivery and prices please contact the Semiconductor Group Offices in Germany or the Siemens Companies and Representatives worldwide (see address list).

Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Siemens Office, Semiconductor Group.

Siemens AG is an approved CECC manufacturer.

Packing

Please use the recycling operators known to you. We can also help you – get in touch with your nearest sales office. By agreement we will take packing material back, if it is sorted. You must bear the costs of transport.

For packing material that is returned to us unsorted or which we are not obliged to accept, we shall have to invoice you for any costs incurred.

Components used in life-support devices or systems must be expressly authorized for such purpose!

Critical components¹ of the Semiconductor Group of Siemens AG, may only be used in life-support devices or systems² with the express written approval of the Semiconductor Group of Siemens AG.

- 1 A critical component is a component used in a life-support device or system whose failure can reasonably be expected to cause the failure of that life-support device or system, or to affect its safety or effectiveness of that device or system.
- 2 Life support devices or systems are intended (a) to be implanted in the human body, or (b) to support and/or maintain and sustain human life. If they fail, it is reasonable to assume that the health of the user may be endangered.

Contents

SIEMENS


Conte	ents I	Page
1	Introduction	1-1
2	Fundamental Structure	2-1
3.4.2	Memory Organization. Program Memory, ROM Protection Data Memory Special Function Registers, Reset values Architecture of the XRAM. Accesses to XRAM. Control of XRAM. Behaviour of P0 and P2 During Hardware Power Down	3-2 3-3 3-3 3-8 3-8
4 4.1 4.2 4.3	System Reset Hardware Power Down Reset Hardware Power Down Reset Timing Fast Internal Reset after Power-On	4-1 4-4
5 5.1 5.2 5.3 5.3.1 5.3.2	On-Chip Peripheral Components A/D Converter. New Baud Rate Generator for The Serial Channel Fail Save Mechanisms. Programmable Watchdog Timer. Oscillator Watchdog Unit	5-3 5-8 .5-11 .5-12
6	Device Specifications	6-1



1 Introduction

The SAB 80C515A is a superset of the high end microcontroller SAB 80C515.

While maintaining all architectural and operational characteristics of the SAB 80C515 the SAB 80C515A incorporates more on-chip RAM. A new 10-bit A/D-Converter is implemented as well as an oscillator watchdog unit. Also the operating frequency is higher than at the SAB 80C515.



SAB 80C515A / 83C515A-5



The SAB 80C515A is available in two different versions:

- "ROMless" Version SAB 80C515A. Although this part is called "ROMless" there is an internal ROM of 2 KByte (for Test and Loader Software)
- ROM Version SAB 83C515A-5. This part has 32 KByte on-chip ROM.

With exception of the ROM sizes both parts are identical. Therefore the term SAB 80C515A refers to both versions within this specification unless otherwise noted.

This manual describes only the new features of the SAB 80C515A in addition to the features of the SAB 80C515/80C535. For reference to the SAB 80C515, the user's manual should be used.

Listed below is a summary of the main features of the SAB 80C515A:

- SAB 80C515A/83C515A-5, up to 18 MHz operation frequency
- 32 K × 8 ROM (SAB 83C515A-5 only, ROM-Protection available)
- 256 × 8 on-chip RAM
- additional 1 K × 8 on-chip RAM (XRAM)
- Superset of SAB 80C51 architecture:
 - 1 µs instruction cycle time at 12 MHz
 - 666 ns instruction cycle time at 18 MHz
 - 256 directly addressable bits
- Boolean processor
- 64 Kbyte external data and program memory addressing
- Three 16-bit timer/counters
- Versatile "fail-safe" provisions

- 12 interrupt vectors, four priority levels selectable
- genuine 10-bit A/D converter with 8 multiplexed inputs
- Full duplex serial interface with programmable Baudrate-Generator
- Functionally compatible with SAB 80C515
- Extended power saving modes
- Fast Power-On Reset
- Six ports: 48 I/O lines, 8 input lines
- Three temperature ranges available:

0 to 70 °C (T1)

 $-40 \text{ to} + 85 \,^{\circ}\text{C}$ (T3)

 $-40 \text{ to} + 110 \,^{\circ}\text{C}$ (T4)

Plastic package: P-LCC-68

The pin functions of the SAB 80C515A are identical with those of the SAB 80C515 with following exceptions:

	SAB 80C515A	SAB 80C515
Pin 68	HWPD	V _{cc}
Pin 1	P4.0/ADST	P4.0
Pin 4	PE/SWD	PE

2 Fundamental Structure

The SAB 80C515A/83C515A-5 is a high-end member of the Siemens SAB 8051 microcontroller family. It is designed in Siemens ACMOS technology and based on the SAB 8051 architecture. ACMOS is a technology which combines high-speed and density characteristics with low-power consumption or dissipation.

While maintaining all the SAB 80C515 features and operating characteristics the SAB 80C515A/83C515A-5 contains more on-chip RAM/ROM. Furthermore a new 10-bit A/D-Converter is implemented as well as extended security mechanisms. The SAB 80C515A is identical with the SAB 83C515A-5 except that it lacks the on-chip program memory. The SAB 80C515A/83C515A-5 is supplied in a 68-pin plastic leaded chip carrier package (P-LCC-68).

The essential enhancements to the SAB 80C515 are (see also figure 2-1):

- Additional 1KByte RAM on chip
- 8-Channel 10-bit A/D Converter
- New baud rate generator for the Serial Channel
- Oscillator Watchdog Unit
- Improved functionality of the Watchdog Timer
- Hardware controlled Power Down Mode
- High speed operation of the device (up to 18 MHz crystal frequency)




Figure 2-1 Block Diagram of the SAB 80C515A / 83C515A-5

3 Memory Organization

According to the SAB 8051 architecture, the SAB 80C515A has separate address spaces for program and data memory. **Figure 3-1** illustrates the mapping of address spaces.




Figure 3-1 Memory Map

3.1 Program Memory, ROM Protection

The SAB 83C515A-5 has 32 Kbyte of on-chip ROM, while the SAB 80C515A has no internal ROM. The program memory can externally be expanded up to 64 Kbyte. Pin $\overline{\text{EA}}$ determines whether program fetches below address 8000H are done from internal or external memory.

As a new feature the SAB 83C515A-5 offers the possibility of protecting the internal ROM against unauthorized access. This protection is implemented in the ROM-Mask. Therefore, the decision ROM-Protection 'yes' or 'no' has to be made when delivering the ROM-Code. Once enabled, there is no way of disabling the ROM-Protection.

Effect: The access to internal ROM done by an externally fetched MOVC instruction is disabled. Nevertheless, an access from internal ROM to external ROM is possible.

To verify the read protected ROM-Code a special ROM-Verify-Mode is implemented. This mode also can be used to verify unprotected internal ROM.

ROM-Protection	ROM-Verification Mode (see 'AC Characteristics')	Restrictions
no	ROM-Verification Mode 1 (standard 8051 Verification Mode) ROM-Verification Mode 2	-
yes	ROM-Verification Mode 2	standard 8051 Verification Mode is disabled externally applied MOVC accessing internal ROM is disabled

3.2 Data Memory

The data memory space consists of an internal and an external memory space. The SAB 80C515A contains another 1 kByte of On-Chip RAM additional to the 256 Bytes internal RAM of the base type SAB 80C515. This RAM is called XRAM ('eXtended RAM') in this document.

External Data Memory

Up to 64 Kbyte external data memory can be addressed by instructions that use 8-bit or 16-bit indirect addressing. For 8-bit addressing MOVX instructions in combination with registers R0 and R1 can be used. A 16-bit external memory addressing is supported by a 16-bit datapointer. Registers XPAGE and SYSCON are controlling whether data fetches at addresses F800_H to FBFF_H are done from internal XRAM or from external data memory.

Internal Data Memory

The internal data memory is divided into four physically distinct blocks:

- the lower 128 bytes of RAM including four register banks containing eight registers each
- the upper 128 byte of RAM
- the 128 byte special function register area
- a 1Kx8 area which is accessed like external RAM (MOVX-instructions), implemented on chip at the address range from F800_H to FBFF_H. Special Function Register SYSCON controls whether data is read from or written to XRAM or external RAM.

3.3 Special Function Registers

All registers, except the program counter and the four general purpose register banks, reside in the special function register area. The special function registers include arithmetic registers, pointers, and registers that provide an interface between the CPU and the on-chip peripherals. There are also 128 directly addressable bits within the SFR area.

All special function registers are listed in table 3-1 and table 3-2.

In **table 3-1** they are organized in numeric order of their addresses. In **table 3-2** they are organized in groups which refer to the functional blocks of the SAB 80C515A.

Table 3-1 Special Function Register

Address	Register	Contents after Reset	Address	Register	Contents after Reset
80 _H	P0 1)	FFH	A0 _H	P2 1)	FFH
81 _H	SP	07 _H	A1 _H	reserved	XX _H ²⁾
82 _H	DPL	00H	A2 _H	reserved	XXH 2)
83 _H	DPH	00H	A3 _H	reserved	XXH 2)
84 _H	(WDTL)		A4 _H	reserved	XXH 2)
85 _H	(WDTH)		A5H	reserved	XXH 2)
86 _H	WDTREL	00 _H	A6 _H	reserved	XXH 2)
87 _H	PCON	00 _H	A7H	reserved	XXH 2)
88 _H	TCON 1)	00 _H	A8 _H	IEN0 1)	00 _H
89 _H	TMOD	00H	A9 _H	IP0	00 _H
8A _H	TL0	00H	AAH	SRELL	0D9 _H
8B _H	TL1	00 _H	AB _H	reserved	XXH 2)
8C _H	TH0	00 _H	AC _H	reserved	XXH 2)
8DH	TH1	00H	AD _H	reserved	XXH 2)
8E _H	reserved	XXH 2)	AE _H	reserved	XXH 2)
8FH	reserved	XX _H ²⁾	AFH	reserved	XX _H ²⁾
90 _H	P1 ¹)	FF _H	B0 _H	P3 ¹)	FFH
91 _H	XPAGE	00H	B1 _H	SYSCON	XXXXXX01 _{B²⁾}
92 _H	reserved	XXH 2)	B2 _H	reserved	XXH 2)
93 _H	reserved	XX _H ²⁾	B3 _H	reserved	XXH 2)
94 _H	reserved	XXH 2)	B4 _H	reserved	XXH 2)
95H	reserved	XXH 2)	B5 _H	reserved	XXH 2)
96 _H	reserved	XX _H ²⁾	B6 _H	reserved	XX _H ²⁾
97 _H	reserved	XX _H ²⁾	B7H	reserved	XX _H ²⁾
98 _H	SCON 1)	00 _H	B8 _H	IEN1 1)	00 _H
99H	SBUF	XXH 2)	B9H	IP1	XX000000B ²⁾
9A _H	reserved	XXH 2)	BAH	SRELH	XXXXXX11 _{B²⁾}
9B _H	reserved	XX _H ²⁾	BBH	reserved	XXH 2)
9C _H	reserved	XXH 2)	BCH	reserved	XXH 2)
9D _H	reserved	XX _H 2)	BDH	reserved	XX _H 2)
9EH	reserved	XX _H 2)	BEH	reserved	XX _H ²⁾
9FH	reserved	XXH 2)	BFH	reserved	XXH 2)

¹⁾ Bit-addressable Special Function Register

²⁾ X means that the value is indeterminate and the location is reserved

Table 3-1, Special Function Register (cont'd)

Address	Register	Contents after Reset	Address	Register	Contents after Reset
C0H	IRCON 1)	00 _H	E0 _H	ACC 1)	00 _H
C1 _H	CCEN	00H	E1H	reserved	XXH 2)
C2H	CCL1	00H	E2H	reserved	XXH 2)
C3H	CCH1	00H	E3H	reserved	XXH ²⁾
C4H	CCL2	00H	E4H	reserved	XXH 2)
C5H	CCH2	00H	E5H	reserved	XXH ²⁾
C6H	CCL3	00H	E6H	reserved	XXH 2)
C7H	CCH3	00H	E7H	reserved	XXH ²⁾
C8 _H	T2CON 1)	00 _H	E8 _H	P4 ¹⁾	FFH
C9 _H	reserved	XX _H ²⁾	E9H	reserved	XXH ²⁾
CA _H	CRCL	00H	EAH	reserved	XXH 2)
CBH	CRCH	00H	EB _H	reserved	XXH ²⁾
CCH	TL2	00 _H	ECH	reserved	XXH 2)
CDH	TH2	00 _H	EDH	reserved	XXH ²⁾
CEH	reserved	XXH 2)	EEH	reserved	XXH 2)
CFH	reserved	XXH 2)	EFH	reserved	XXH ²⁾
D0 _H	PSW 1)	00 _H	F0 _H	B 1)	00 _H
D1 _H	reserved	XXH 2)	F1 _H	reserved	XXH ²⁾
D2 _H	reserved	XXH 2)	F2 _H	reserved	XXH 2)
D3 _H	reserved	XXH ²⁾	F3 _H	reserved	XXH ²⁾
D4 _H	reserved	XX _H ²⁾	F4 _H	reserved	XX _H 2)
D5 _H	reserved	XXH ²⁾	F5 _H	reserved	XXH ²⁾
D6 _H	reserved	XXH 2)	F6 _H	reserved	XXH 2)
D7 _H	reserved	XXH ²⁾	F7 _H	reserved	XXH ²⁾
D8 _H	ADCON0 1)	00 _H	F8 _H	P5 ¹⁾	FF _H
D9 _H	ADDATH	00H	F9 _H	reserved	XXH ²⁾
DA_{H}	ADDATL	00 _H	∣FA _H	reserved	XXH 2)
DBH	P6	XXH ²⁾	FB _H		
DCH	ADCON1	XXXX0000 _B 2)	FC _H		
DD_H	reserved	XXH ²⁾	FDH		
DEH	reserved	XX _H ²⁾	FEH		
DFH	reserved	XXH ²⁾	FFH		

¹⁾ Bit-addressable Special Function Register

²⁾ X means that the value is indeterminate and the location is reserved



Table 3-2 Special Function Registers - Functional Blocks

Block Symbol Name			Address	Contents after Reset
CPU	ACC B DPH DPL PSW SP	Accumulator B-Register Data Pointer, High Byte Data Pointer, Low Byte Program Status Word Register Stack Pointer	E0 _H ¹⁾ F0 _H ¹⁾ 83 _H 82 _H 0D0 _H ¹⁾ 81 _H	00 _H 00 _H 00 _H 00 _H 00 _H 07 _H
A/D- Converter	ADCON0 ADCON1 ADDATH ADDATL	A/D Converter Control Register 0 A/D Converter Control Register 1 A/D Converter Data Register High Byte A/D Converter Data Register Low Byte	D8 _H 1) 0DC _H 0D9 _H 0DA _H	00 _H 00 _H 00 _H
Interrupt System	IEN0	Interrupt Enable Register 0 Interrupt Enable Register 1	A8 _H 1)	00 _H
	IP0 IP1 IRCON	Interrupt Priority Register 0 Interrupt Priority Register 1 Interrupt Request Control Register Timer Control Register	0A9 _H 0B9 _H C0_H 1)	00 _H xx00 0000 _B 3)
Compare/ Capture- Unit (CCU)	T2CON ²) CCEN CCH1 CCH2 CCH3 CCL1 CCL2 CCL3 CRCH CRCL TH2 TL2 T2CON	Timer 2 Control Register Comp./Capture Enable Reg. Comp./Capture Reg. 1, High Byte Comp./Capture Reg. 2, High Byte Comp./Capture Reg. 3, High Byte Comp./Capture Reg. 1, Low Byte Comp./Capture Reg. 2, Low Byte Comp./Capture Reg. 3, Low Byte Comp./Capture Reg. 3, Low Byte Com./Rel./Capt. Reg. High Byte Com./Rel./Capt. Reg. Low Byte Timer 2, High Byte Timer 2, Low Byte Timer 2 Control Register	0C1 _H 10C3 _H 0C5 _H 0C7 _H 0C2 _H 0C4 _H 0C6 _H 0C6 _H 0CA _H 0CD _H 0CC _H 0	00 _H 00 H 00
XRAM	XPAGE SYSCON	Page Addr. Reg. for extended onchip RAM XRAM Control Reg.	91 _H 0B1 _H	00 _H XXXX XX01 _B 3)

¹⁾ Bit-addressable special function registers

²⁾ This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

³⁾ X means that the value is indeterminate and the location is reserved

Table 3-2, Special Function Registers - Functional Blocks (cont'd)

Block	Symbol	Name	Address	Contents after Reset
Ports	P0 P1 P2 P3 P4 P5 P6	Port 0 Port 1 Port 2 Port 3 Port 4 Port 5 Port 6, Analog/Digital Input	80 _H 1) 90 _H 1 A0 _H 1) B0 _H 1) E8 _H 1) F8 _H 1) DB _H	OFFH OFFH OFFH OFFH OFFH
Power Save Modes	PCON	Power Control Register	87 _H	00 _H
Serial Channels	ADCONO 2) PCON 2) SBUF SCON SRELL SRELH	A/D Converter Control Reg. Power Control Register Serial Channel Buffer Reg. Serial Channel Control Reg. Serial Channel Reload Reg., low byte Serial Channel Reload Reg., high byte	0D8 _H ¹⁾ 87 _H 99 _H 98 _H ¹⁾ AA _H BA _H	00H 00XH 0XXH 3) 00H D9H XXXX XX11B 3)
Timer 0/ Timer 1	TCON TH0 TH1 TL0 TL1 TMOD	Timer Control Register Timer 0, High Byte Timer 1, High Byte Timer 0, Low Byte Timer 1, Low Byte Timer Mode Register	88 _H ¹⁾ 8C _H 8D _H 8A _H 8B _H 89 _H	00 _H 00 _H 00 _H 00 _H 00 _H 00 _H
Watchdog	IEN0 ²⁾ IEN1 ²⁾ IP0 ²⁾ IP1 ²⁾ WDTREL	Interrupt Enable Register 0 Interrupt Enable Register 1 Interrupt Priority Register 0 Interrupt Priority Register 1 Watchdog Timer Reload Reg.	A8H ¹⁾ B8H ¹⁾ A9H B9H 86H	00 _H 00 _H 00 _H XX00 0000 _B ³⁾ 00 _H

¹⁾ Bit-addressable special function registers

²⁾ This special function register is listed repeatedly since some bits of it also belong to other functional blocks.

³⁾ X means that the value is indeterminate and the location is reserved

3.4 Architecture of the XRAM.

The contents of the XRAM is not affected by a reset or HW Power Down. After power-up the contents is undefined, while it remains unchanged during and after a reset or HW Power Down if the power supply is not turned off.

The additional On-Chip RAM is logically located in the "external data memory" range at the upper end of the 64 KByte address range (F800_H -FBFF_H). Nevertheless when XRAM is enabled the address range F800_H to FFFF_H is occupied. This is done to assure software compatibility to SAB 80C517A. It is possible to enable and disable (only by reset) the XRAM. If it is disabled the device shows the same behaviour as the parts without XRAM, i.e. all MOVX accesses use the external bus to physically external data memory.

3.4.1 Accesses to XRAM

Because the XRAM is used in the same way as external data memory the same instruction types must be used for accessing the XRAM.

Note:

If a reset occurs during a write operation to XRAM, the effect on XRAM depends on the cycle which the reset is detected at (MOVX is a 2-cycle instruction):

Reset detection at cycle 1: The new value will not be written to XRAM. The old value is not affected.

Reset detection at cycle 2: The old value in XRAM is overwritten by the new value.

Accesses to XRAM using the DPTR

There are a Read and a Write instruction from and to XRAM which use one of the 16-bit DPTR for indirect addressing. The instructions are:

MOVX A, @DPTR (Read)
MOVX @DPTR, A (Write)

Normally the use of these instructions would use a physically external memory. However, in the SAB 80C515A the XRAM is accessed if it is enabled and if the DPTR points to the XRAM address space (DPTR \geq F800_H).

Accesses to XRAM using the Registers R0/R1

The 8051 architecture provides also instructions for accesses to external data memory range which use only an 8-bit address (indirect addressing with registers R0 or R1). The instructions are:

In application systems, either a real 8-bit bus (with 8-bit address) is used or Port 2 serves as page register which selects pages of 256-Byte. However, the distinction, whether Port 2 is used as general purpose I/O or as "page address" is made by the external system design. From the device's point of view it cannot be decided whether the Port 2 data is used externally as address or as I/O data!

Hence, a special page register is implemented into the SAB 80C515A to provide the possibility of accessing the XRAM also with the MOVX @Ri instructions, i.e. XPAGE serves the same function for the XRAM as Port 2 for external data memory.

Special Function Register XPAGE

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr.91H									XPAGE

The reset value of XPAGE is 00_H.

XPAGE can be set and read by software.

Figures 3-2 to **3-4** show the dependencies of XPAGE- and Port 2 - addressing in order to explain the differences in accessing XRAM, ext. RAM or what is to do when Port 2 is used as an I/O-port.




Figure 3-2 Write Page Address to Port 2

MOV P2, pageaddress will write the page address to Port 2 and XPAGE-Register.

When external RAM is to be accessed in the XRAM address range (F800 $_{H}$ - FFFF $_{H}$) XRAM has to be disabled. When additional external RAM is to be addressed in an address range \leq XRAM (F800 $_{H}$) XRAM may remain being enabled and there is no need to overwrite XPAGE by a second move.




Figure 3-3 Write Page Address to XPAGE

The page address is only written to XPAGE-register. Port 2 is available for addresses or I/O-Data. See **figure 3-4** to see what happens when Port 2 is used as I/O-Port.




Figure 3-4 Use of Port 2 as I/O-Port

At a write to Port 2, XRAM address in XPAGE-register will be overwritten because of the concurrent write to Port 2 and XPAGE-register. So whenever XRAM is used and the XRAM address differs from the byte written to Port 2 latch it is absolutely necessary to rewrite XPAGE with page address.

Example:

I/O-Data at Port 2 shall be 0AAH. A Byte shall be fetched from XRAM at address 0F830H

MOV R0, #30H

MOV P2, #0AAH ; P2 shows 0AAH

MOV XPAGE, #0F8_H; P2 still shows 0AA_H but XRAM is addressed MOVX A, @R0; the contents of XRAM at 0F830_H is moved to accu

SIEMENS

The register XPAGE provides the upper address byte for accesses to XRAM with MOVX @Ri instructions. If the address formed from XPAGE and Ri is less than the XRAM address range, then an external access is performed. For the SAB 80C515A the contents of XPAGE must be greater or equal than F8H in order to use the XRAM. Of course, the XRAM must be enabled if it shall be used with MOVX @Ri instructions.

Thus, the register XPAGE is used for addressing of the XRAM; additionally its contents are used for generating the internal XRAM select. If the contents of XPAGE is less than the XRAM address range then an external bus access is performed where the upper address byte is provided by P2 and not by XPAGE!

Therefore, the software has to distinguish two cases, if the MOVX @Ri instructions with paging shall be used:

a) Access to XRAM: The upper address byte must be written to XPAGE or P2;

both writes selects the XRAM address range.

b) Access to external memory: The upper address byte must be written to P2; XPAGE
 will be loaded with the same address in order to deselect the XRAM.

The behaviour of Port0, Port2 and the $\overline{RD/WR}$ signals depends on the state of pin \overline{EA} and on the control bits XMAP0 and XMAP1 in register SYSCON.



3.4.2 Control of XRAM in the SAB 80C515A

There are two control bits in register SYSCON which control the use and the bus operation during accesses to the additional On-Chip RAM in XDATA range (a XRAM).

Special Function Register SYSCON

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr.0B1 _H	_	-	-	_	_	_	XMAP1	XMAP0	SYSCON

Bit	Function					
XMAP0	Global enable/disable bit for XRAM memory. XMAP0 = 0: The access to XRAM (= On-Chip XDATA memory) is enabled. XMAP0 = 1: The access to RAM is disabled. All MOVX accesses are performed by the external bus. This bit is hardware protected.					
XMAP1	Control bit for $\overline{\text{RD}}/\overline{\text{WR}}$ signals during accesses to XRAM; this bit has no effect if XRAM is disabled (XMAP0 = 1) or if addresses outside the XRAM address range are used for MOVX accesses. XMAP1 = 0: The signals $\overline{\text{RD}}$ and $\overline{\text{WR}}$ are not activated during accesses to XRAM. XMAP1 = 1: Ports 0, 2 and the signals $\overline{\text{RD}}$ and $\overline{\text{WR}}$ are activated during accesses to XRAM.					

Reset value of SYSCON is XXXX XX01R.

The control bit XMAP0 is a global enable/disable bit for the additional On-Chip RAM (XRAM). If this bit is set, the XRAM is disabled, all MOVX accesses use external memory via the external bus. In this case the SAB 80C515A can't use the additional On-Chip RAM and is compatible with the types without XRAM.

A hardware protection is done by an unsymmetric latch at XMAP0-bit. A unintentional disabling of XRAM could be dangerous since indeterminate values could be read from external bus. To avoid this the XMAP-bit is forced to '1' only by reset. Additional during reset an internal capacitor is loaded. So the reset state is a disabled XRAM. Because of the load time of the capacitor XMAP0-bit once written to '0' (that is, discharging capacitor) cannot be set to '1' again by software. On the other hand any distortion (software hang up, noise,...) is not able to load this capacitor, too. That is, the stable status is XRAM enabled. The only way to disable XRAM after it was enabled is a reset.

The clear instruction for the XMAP0-bit should be integrated in the program initialization routine before XRAM is used. In extremely noisy systems the user may have redundant clear instructions.

The control bit XMAP1 is relevant only if the XRAM is accessed. In this case the external \overline{RD} and \overline{WR} signals at P3.6 and P3.7 are not activated during the access, if XMAP1 is cleared. For debug purposes it might be useful to have these signals and the Ports 0, 2 available. This is performed if XMAP1 is set

3.4.3 Behaviour of Port0 and Port2

The behaviour of Port 0 and P2 during a MOVX access depends on the control bits in register SYSCON and on the state of pin $\overline{\text{EA}}$. The **table 3-3** lists the various operating conditions. It shows the following characteristics:

- a) Use of P0 and P2 pins during the MOVX access.
 - Bus: The pins work as external address/data bus. If (internal) XRAM is accessed, the data written to the XRAM can be seen on the bus in debug mode.
 - I/O: The pins work as Input/Output lines under control of their latch.
- b) Activation of the RD and WR pin during the access.
- c) Use of internal or external XDATA memory.

The shaded areas describe the standard operation as each 80C51 device without on-chip XRAM behaves.

			<u>EA</u> = 0			<u>EA</u> = 1	
			XMAP1, XMAP0			XMAP1, XMAP0	
		00	10	X1	00	10	X1
MOVX	DPTR	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus
<u>-</u>	XRAM	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory
	address range	is used	is used	is used	is used	is used	is used
	DPTR	a)P0/P2→Bus	a)P0/P2→Bus	a)P0/P2→Bus a)P0/P2→I/O	a)P0/P2→I/O	a)P0/P2→Bus	a)P0/P2→Bus
	ΛΙ	(WR-Data only)	(WR-Data only)			(WR-Data only)	
	XRAM	b)RD/WR	b)RD/WR active	b)RD/WR active	b)RD/WR	b)RD/WR active	b)RD/WR active
	address	inactive	c)XRAM is used c) ext.memory	c) ext.memory	inactive	c)XRAM is used	c) ext.memory
	range	c)XRAM is used		is used	c)XRAM is used		is used
MOVX	XPAGE	a)P0→Bus	a)P0→Bus	a)P0→Bus	a)P0→Bus	a)P0→Bus	a)P0→Bus
@ <u>R</u> :	v	P2→I/0	P2→I/0	P2→I/0	P2→I/0	P2→I/0	P2→I/0
	XRAM	b)RD/WR active	b)RD/WR active	b)RD/WR active	b)RD/WR active	b)RD/WR active	b)RD/WR active
	addr.page	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory	c)ext.memory
	range	is used	is used	is used	is used	is used	is used
	XPAGE	a)P0→Bus	a)P0→Bus	a)P0→Bus	a)P2→I/O	a)P0→Bus	a)P0→Bus
	ΛΙ	(WR-Data only)	(WR-Data only)	P2→I/O	P0/P2→I/O	(WR-Data only)	P2→I/O
	XRAM	P2→I/0	P2→I/0			P2→I/0	
	addr.page	b)RD/WR	b)RD/WR active	b)RD/WR active b)RD/WR active b)RD/WR	b)RD/WR	b)RD/WR active b)RD/WR active	b)RD/WR active
	range	inactive			inactive		
		c)XRAM is used	c)XRAM is used c)XRAM is used c)ext.memory	c)ext.memory	c)XRAM is used	c)XRAM is used c)XRAM is used c)ext.memory	c)ext.memory
				is used			is used

modes compatible to 8051-family

Table 3-3 Behaviour of P0/P2 and RD/WR During MOVX Accesses

4 System Reset

4.1 Additional Hardware Power Down Mode in the SAB 80C515A

The SAB 80C515A has an additional Power Down Mode which can be initiated by an external signal at a dedicated pin. This pin is labeled $\overline{\text{HWPD}}$ and is a floating input line (active low). This pin substitutes one of the V_{CC} pins of the base types SAB 80C515 (PLCC68: Pin68). Because this new power down mode is activated by an external hardware signal this mode is referred to as Hardware Power Down Mode in opposite to the program controlled Software Power Down Mode.

Pin PE/SWD has no control function for the Hardware Power Down Mode; it enables and disables only the use of all software controlled power saving modes (Idle Mode, Software Power Down Mode).

The function of the new Hardware Power Down Mode is as follows:

The pin HWPD controls this mode. If it is on logic high level (inactive) the part is running in the normal operating modes. If pin HWPD gets active (low level) the part enters the Hardware Power Down Mode; as mentioned above this is independent of the state of pin PE/SWD.

 $\overline{\text{HWPD}}$ is sampled once per machine cycle. If it is found active, the device starts a complete internal reset sequence. This takes two machine cycles; all pins have their default reset states during this time. This reset has exactly the same effects as a hardware reset; i.e. especially the watchdog timer is stopped and its status flag WDTS is cleared. In this phase the power consumption is not yet reduced. After completion of the internal reset both oscillators of the chip are disabled, the on-chip oscillator as well as the oscillator watchdog's RC oscillator. At the same time the port pins and several control lines enter a floating state as shown in **table 4-1**. In this state the power consumption is reduced to the power down current I_{PD} . Also the supply voltage can be reduced. **Table 4-1** also lists the voltages which may be applied at the pins during Hardware Power Down Mode without affecting the low power consumption.



Table 4-1 Status of all Pins During Hardware Power Down Mode

Pins	Status	Voltage Range at Pin During HW-Power Down
P0, P1, P2, P3, P4, P5, P6	Floating outputs/ Disabled input function	$V_{\rm SS} \leq V_{\rm IN} \leq V_{\rm CC}$
EA	Active input	$V_{ m IN}$ = $V_{ m CC}$ or $V_{ m IN}$ = $V_{ m SS}$
PE/SWD	Active input, Pull-up resistor Disabled during HW power down	$V_{\mathrm{IN}} = V_{\mathrm{CC}} \mathrm{or} V_{\mathrm{IN}} = V_{\mathrm{SS}}$
XTAL 1	Active output	pin may not be driven
XTAL 2	Disabled input function	$V_{\rm SS} \leq V_{ m IN} \leq V_{ m CC}$
PSEN, ALE	Floating outputs/ Disabled input function (for test modes only)	$V_{\rm SS} \le V_{\rm IN} \le V_{\rm CC}$
Reset	Active input; must be at high level if HWPD is used	$V_{IN} = V_{CC}$
V_{ARef}	ADC reference supply input	$V_{\rm SS} \leq V_{\rm IN} \leq V_{\rm CC}$

The power down state is maintained while pin HWPD is held active. If HWPD goes to high level (inactive state) an automatic start up procedure is performed:

- First the pins leave their floating condition and enter their default reset state as they had immediately before going to float state.
- Both oscillators are enabled. While the on-chip oscillator (with pins XTAL1 and XTAL2) usually needs a longer time for start-up, if not externally driven (with crystal approx. 1 ms), the oscillator watchdog's RC oscillator has a very short start-up time (typ. less than 2 microseconds).
- Because the oscillator watchdog is active it detects a failure condition if the on-chip oscillator hasn't yet started. Hence, the watchdog keeps the part in reset and supplies the internal clock from the RC oscillator.
- Finally, when the on-chip oscillator has started, the oscillator watchdog releases the part from reset after it performed a final internal reset sequence and switches the clock supply to the onchip oscillator. This is exactly the same procedure as when the oscillator watchdog detects first a failure and then a recovering of the oscillator during normal operation. Therefore, also the oscillator watchdog status flag is set after restart from Hardware Power Down Mode. When automatic start of the watchdog was enabled (PE/SWD connected to $V_{\rm CC}$), the Watchdog Timer will start, too (with its default reload value for time-out period).

The SWD-Function of the $\overline{\text{PE}}/\text{SWD}$ Pin is sampled only by a hardware reset. Therefore at least one Power On Reset has to be performed.



4.2 Hardware Power Down Reset Timing

Following figures are showing the timing diagrams for entering (**figure 4-1**) and leaving (**figure 4-2**) the Hardware Power Down Mode. If there is only a short signal at pin HWPD (i.e. HWPD is sampled active only once), then a complete internal reset is executed. Afterwards the normal program execution starts again (**figure 4-3**).

Note:

Delay time caused by internal logic is not included.

The Reset pin overrides the Hardware Power Down function, i.e. if reset gets active during Hardware Power Down it is terminated and the device performs the normal reset function. Thus, pin Reset has to be inactive during Hardware Power Down Mode.






Figure 4-1
Timing Diagram of Entering Hardware Power Down Mode






Figure 4-2
Timing Diagram of Leaving Hardware Power Down Mode






Figure 4-3
Timing Diagram of Hardware Power Down Mode, HWPD-Pin is active for only one Cycle



4.3 Fast Internal Reset after Power-On

The SAB 80C515A can use the oscillator watchdog unit for a fast internal reset procedure after power-on.

Figure 4-4 shows the power-on sequence under control of the oscillator watchdog.

Normally the devices of the 8051 family (like the SAB 80C515) enter their default reset state not before the on-chip oscillator starts. The reason is that the external reset signal must be internally synchronized and processed in order to bring the device into the correct reset state. Especially if a crystal is used the start up time of the oscillator is relatively long (typ. 1ms). During this time period the pins have an undefined state which could have severe effects especially to actuators connected to port pins.

In the SAB 80C515A the oscillator watchdog unit can avoid this situation. In this case, after power-on the oscillator watchdog's RC oscillator starts working within a very short start-up time (typ. less than 2 microseconds). In the following the watchdog circuitry detects a failure condition for the on-chip oscillator because this has not yet started (a failure is always recognized if the watchdog's RC oscillator runs faster than the on-chip oscillator). As long as this condition is detected the watchdog uses the RC oscillator output as clock source for the chip rather than the on-chip oscillator's output. This allows correct resetting of the part and brings also all ports to the defined state (see figure 4-4). The time period from power-on until reaching the reset state at the ports derives from the following terms:

_	RC oscillator start-up	< 2 μs
_	synchronization of the RC oscillators divider-by-5	< 6T
_	synchronization of the state and cycle counters	< 6T
-	reset procedure till correct port states are reached	< 12T

Delay between power-on and correct reset state:

Typ: 18 μs Max.: 34 μs After the on-chip oscillator finally has started, the oscillator watchdog detects the correct function; then the watchdog still holds the reset active for a time period of 768 cycles of the RC oscillator in order to allow the oscillation of the on-chip oscillator to stabilize (figure 4-4, II). Subsequently the clock is supplied by the on-chip oscillator and the oscillator watchdog's reset request is released (figure 4-4, III). However, an externally applied reset still remains active (figure 4-4, IV) and the device does not start program execution (figure 4-4, V) before the external reset is also released.

Although the oscillator watchdog provides a fast internal reset it is additionally necessary to apply the external reset signal when powering up. The reasons are as follows:

- Termination of Hardware Power Down Mode (a HWPD signal is overridden by reset)
- Termination of Software Power Down Mode
- Reset of the status flag OWDS that is set by the oscillator watchdog during the power up sequence.

The external reset signal must be hold active at least until the on-chip oscillator has started and the internal watchdog reset phase is completed. An external reset time of more than 50 μ s should be sufficient in typical applications. If only a capacitor at pin Reset is used a value of less than 100 nF provides the desired reset time.






Figure 4-4 Power-on of the SAB 80C515A



5 On-Chip Peripheral Components

Digital I/O Port Circuitry

To realize the Hardware Power Down Mode with floating Port pins in the SAB 80C515A/83C515A-5 the standard port structure used in the 8051 Family is modified (**figure 5-1**).

The FETs p4, p5 and n2 are added. During Hardware Power Down this FETs disconnect the port pins from internal logic.




Figure 5-1
Port Structure

SIEMENS

P1 and p3 are not active during Hardware Power Down.

P1 is activated only for two oscillator periods if a 0-to-1 transition is programmed to the port pin (not possible during HWPD).

P3 is turned off during reset state (also HWPD).

For detailed description of the port structure please refer to the SAB 80C515/80C535 User's Manual.

5.1 10-Bit A/D-Converter

In the SAB 80C515A a new high performance/high speed 8-channel 10-bit A/D-Converter is implemented. Its successive approximation technique provides $7 \, \mu s$ conversion time ($f_{OSC} = 16 \, MHz$). The conversion principle is upward compatible to the one used in the SAB 80C515. The major components are shown in **figure 5-1**.

The comparator is a fully differential comparator for a high power supply rejection ratio and very low offset voltages. The capacitor network is binary weighted providing 10-bit resolution.

The table below shows the sample time $T_{\rm S}$ and the conversion time $T_{\rm C}$ (including $T_{\rm S}$), which depend on $f_{\rm OSC}$ and the selected prescaler (see also Bit ADCL in SFR ADCON 1).

$f_{ m osc}$ [MHz]	Prescaler	$f_{ extsf{ADC}}$ [MHz]	<i>T</i> _s [μ s]	$T_{ extsf{c}}$ [μ s] (incl. $T_{ extsf{s}}$)
12	÷ 8	1.5	2.67	9.33
	÷ 16	0.75	5.33	18.66
16	÷ 8	2.0	2.0	7.0
	÷ 16	1.0	4.0	14.0
18	÷ 8	_	_	-
	÷ 16	1.125	3.555	12.4




Figure 5-2 10-Bit A/D-Converter



Special Function Registers ADCON0, ADCON1

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr. 0D8 _H	BD	CLK	ADEX	BSY	ADM	MX2	MX1	MX0	ADCON0
	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr. 0DC _H	ADCL				MX3	MX2	MX1	MX0	ADCON1

These bits are not used in controling A/D converter functions in the 80C515A

Bit	Function
ADEX	Internal/external start of conversion. When set, the external start of conversion by P4.0 / ADST is enabled
BSY	Busy flag. This flag indicates whether a conversion is in progress (BSY = 1). The flag is cleared by hardware when the conversion is finished.
ADM	A/D Conversion mode. When set, a continuous conversion is selected. If cleared, the converter stops after one conversion.
MX2 - MX0	Select 8 input channels of the ADC. Bits MX0 to MX2 can be written or read either in ADCON0 or in ADCON1
ADCL	ADC Clock. When set $f_{\rm ADC}$ = $f_{\rm OSC}$ / 16. Has to be set when $f_{\rm OSC}$ > 16 MHz

The reset value of ADCON0 and ADCON1 is $00_{\mbox{\scriptsize H}}$

Special Function Register ADDATH, ADDATL

	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr. 0D9 _H	msb								ADDATH
	MSB							LSB	
Bit No.	7	6	5	4	3	2	1	0	
Addr. 0DA _H		lbs							ADDATL
	The	se bits are	not used	for conve	ersion resu	ult			

The reset value of ADDATH and ADDATL is 00H.

The registers $ADDAT_H$ (0D9_H) and ADDATL (0D9_H) contain the 10-bit conversion result. The data is read as two 8-bit bytes. Data is presented in left justified format (i.e. the msb is the most left-hand bit in a 16-bit word). To get a 10-bit conversion result two READ operations are required. Otherwise ADDAT_H contains the 8-bit conversion result.

A/D Converter Timing

After a conversion has been started (by a write to ADDATL, external start by P4.0/ADST or in continuous mode) the analog input voltage is sampled for 4 clock cycles. The analog source must be capable of charging the capacitor network of appr. 50 pF to full accuracy in this time. During this period the converter is susceptable to spikes and noise at the analog input, which may cause wrong codes at the digital outputs. Therefore RC-filtering at the analog inputs is recommended (see figure below).

Conversion of the sampled analog voltage takes place between the 4th an 14th clock cycle.




Figure 5-3
Recommended RC-Filtering at the Analog Inputs

5.2 New Baud Rate Generator for Serial Channel

The Serial Channel has a new baud rate generator which provides greater flexibility and better resolution. It substitutes the 80C515's baud rate generator at the Serial Channel which provides only 4.8 kBaud or 9.6 kBaud at 12 MHz crystal frequency. Since the new generator offers greater flexibility it is often possible to use it instead of Timer1 which is then free for other tasks.

Figure 5-3 shows a block diagram of the new baud rate generator for the Serial Channel. It consists of a free running 10-bit timer with $f_{\rm OSC}$ / 2 input frequency. On overflow of this timer there is an automatic reload from the registers SRELL (address AA_H) and SRELH (address BA_H). The lower 8 bits of the timer are reloaded from SRELL, while the upper two bits are reloaded from bit 0 and 1 of register SRELH. The baud rate timer is reloaded by writing to SRELL.





Figure 5-4

Baud Rate Generator for the Serial Interface

Special Function Register S0RELH, S0RELL



Bit	Function
SRELH.0-1	Reload value. Upper two bits of the timer reload value.
SRELL.0-7	Reload value. Lower 8 bit of timer reload value.

Reset value of SRELL is $0D9_H$, SRELH contains XXXX XX11 $_B$.

Figure 5-5 shows a block diagram of the options available for baud rate generation of Serial Channel. It is a fully compatible superset of the functionality of the SAB 80C515. The new baud rate generator can be used in modes 1 and 3 of the Serial Channel. It is activated by setting bit BD (ADCON.7). This also starts the baud rate timer. When Timer1 shall be used for baud rate generation, bit BD must be cleared. In any case, bit SMOD (PCON.7) selects an additional divider by two.

The default values after reset in registers SRELL and SRELH provide a baud rate of $4.8 \, \text{kBaud}$ (with SMOD = 0) or $9.6 \, \text{kBaud}$ (with SMOD = 1) at 12 MHz oscillator frequency. This guarantees full compatibility to the SAB 80C515.




Figure 5-5
Block Diagram of Baud Rate Generation for Serial Interface

If the new baud rate generator is used the baud rate of the Serial Channel in Mode 1 and 3 can be determined as follows:

Mode 1, 3 baud rate =
$$\frac{2^{\text{SMOD}} \text{ x oscillator frequency}}{64 \text{ x } (2^{10} - \text{SREL})}; \text{ with SREL} = \text{SRELH.1} - 0, \text{SRELL.7} - 0$$

SREL =
$$2^{10} - \frac{2^{\text{SMOD}} \times f_{\text{OSC}}}{64 \times \text{baud rate}}$$

5.3 Fail Save Mechanisms

The SAB 80C515A offers two on-chip peripherals which ensure an automatic 'fail-save' reaction in cases where the controller's hardware fails or the software hangs up:

- Programmable Watchdog Timer (WDT) with variable time-out period from 512 μs to approx.
 1.1 seconds at 12 MHz. The SAB 80C515A's WDT is compatible to the SAB 80C515's WDT, which is not programmable.
- An Oscillator Watchdog (OWD) which monitors the on-chip oscillator and forces the microcontroller into the reset state if the on-chip oscillator fails. This unit is new in with respect to the SAB 80C515.

5.3.1 Programmable Watchdog Timer

To protect the system against software upset, the user's program has to clear the watchdog within a previously programmed time period. If the software fails to do this periodical refresh of the Watchdog Timer, an internal hardware reset will be initiated. The software can be designed such that the watchdog times the if the program does not work properly. It also times out if a software error is based on hardware-related problems.

The Watchdog Timer in the SAB 80C515A is a 15-bit timer, which is incremented by a count rate of either $f_{\text{CYCLE}}/2$ or $f_{\text{CYCLE}}/32$ ($f_{\text{CYCLE}} = f_{\text{OSC}}/12$). That is, the machine clock is divided by a series of arrangement of two prescalers, a divide-by-two and a divide-by-16 prescaler (**see figure 5-6**). The latter is enabled by setting bit WDTREL.7.





Figure 5-6
Block Diagram of the Programmable Watchdog Timer

Special Function Register WDTREL (Address 086H)



Bit	Function
WDTREL.7	Prescaler select bit. When set, the watchdog timer is clocked through an additional divide-by-16 prescaler (see figure 12).
WDTREL.6 to WDTREL.0	Seven bit reload value for the high-byte of the watchdog timer. This value is loaded to the WDT when a refresh is triggered by a consecutive setting of bits WDT and SWDT.

Reset value of WDTREL is 00H.

Immediately after start (see next section for start procedure), the Watchdog Timer is initialized to the reload value programmed to WDTREL.0-WDTREL.6. After an external HW reset (or power-on reset, or HW Power Down) register WDTREL is cleared to $00_{\mbox{H}}$. The lower seven bits of WDTREL can be loaded by software at any time.

Examples (given for 12 and 18 MHz oscillator frequency):

WDTREL	Time-ou	ıt Period	Comments
	$f_{ m osc}$ = 12 MHz	$f_{\rm OSC}$ = 18 MHz	
00 _H	65.535 ms	43.690 ms	This is the default value and coincides with the watchdog period of the SAB 80C515
80 _H	1.1 s	0.73 s	maximum time period
7F _H	512 μs	341 μs	minimum time period

Starting the Watchdog Timer

There are two ways to start the Watchdog Timer depending on the level applied to the pin PE/SWD (Power Down Modes enable # / Start Watchdog Timer; pin 4). This pin serves two functions (new for the SAB 80C515A), because it is also used for disabling the software initiated power saving modes. For details concerning software initiated power saving modes see User's Manual SAB 80C515.

Automatic Start of the Watchdog Timer

The automatic start of the Watchdog Timer directly after an external reset or a Hardware Power Down ($\overline{\text{HWPD}}$; PLCC68 pin 60, new for SAB 80C515A) is a hardware start initialized by strapping pin 4 ($\overline{\text{PE/SWD}}$) to V_{CC} . In this case the power saving modes (Software power-down mode and idle mode) are disabled and cannot be started by software. If pin $\overline{\text{PE/SWD}}$ is left unconnected, a weak pull-up transistor ensures the automatic start of the Watchdog Timer.

The self-start of the Watchdog Timer by a pin option has been implemented to provide high system security in electrically noisy environments.

Note:

The automatic start of the Watchdog Timer is only performed if PE/SWD is held at high level while RESET or HWPD is active. A positive transition at these pins during normal program execution will not start the Watchdog Timer.

Furthermore, when using the hardware start, the Watchdog Timer starts running with its default time-out period. The value in the reload register WDTREL, however can be overwritten at any time to set any time-out period desired.

Software Start of the Watchdog Timer

The Watchdog Timer can also be started by software. This method is compatible to the start procedure in the SAB 80C515. Setting of bit SWDT in SFR IEN1 starts the Watchdog Timer. Using the software start, the time-out period can be programmed before Watchdog Timer starts running.

Note that once started the Watchdog Timer cannot be stopped by anything but an external hardware reset at pin 10 (RESET) with a low level on pin 4 (PE/SWD) or a hardware power down at pin 60 (HWPD, independently of level at PE/SWD).

Refreshing the Watchdog Timer

At the same time the Watchdog Timer is started, the 7-bit register WDTH is preset by the contents of WDTREL.0 to WDTREL.6. Once started the Watchdog Timer cannot be stopped by software but can be refreshed to the reload value only by first setting bit WDT (IEN0.6) and by the next instruction setting SWDT (IEN1.6). Bit WDT will automatically be cleared during the second machine cycle after having been set ¹⁾. This double-instruction refresh of the Watchdog Timer is implemented to minimize the chance of an unintentional reset of the watchdog unit.

The reload register WDTREL can be written at any time, as already mentioned. Therefore, a periodical refresh of WDTREL can be added to the above mentioned starting procedure of the Watchdog Timer. Thus a wrong reload value caused by a possible distortion during the write operation to WDTREL can be corrected by software.

Watchdog Reset and Watchdog Status Flag (WDTS)

If the software fails to clear the watchdog in time, an internally generated watchdog reset is entered at the counter state 7FFCH. The duration of the reset signal then depends on the prescaler selection (either 8 or 128 cycles). This internal reset differs from an external one in so far as the Watchdog Timer is not disabled and bit WDTS is set. Figure 5-6 shows a block diagram of all reset requests in the SAB 80C515A and the function of the watchdog status flag. The WDTS is a flip-flop, which is set by a Watchdog Timer reset and can be cleared by an external hardware reset. Bit WDTS allows the software to examine from which source the reset was activated. The bit WDTS can also be cleared by software.

^{1) (}SETB - Instructions have to be used)





Figure 5-7
Watchdog Status Flags and Reset Requests

Special Function Register IP0 (Address 0A9_H)



Bit	Function
WDTS	Watchdog timer status flag. Set by hardware e when a Watchdog Timer reset occurred. Can be cleared and set by software.

Reset value of IP0 is 00_H.

5.3.2 Oscillator Watchdog Unit

The unit serves three functions:

- Monitoring of the on-chip oscillator's function.

The watchdog supervises the on-chip oscillator's frequency; if it is lower than the frequency of the auxiliary RC oscillator in the watchdog unit, the internal clock is supplied by the RC oscillator and the device is brought into reset; if the failure condition disappears (i.e. the on-chip oscillator has a higher frequency than the RC oscillator), the part executes a final reset phase of appr. 0.5 ms in order to allow the oscillator to stabilize; then the oscillator watchdog reset is released and the part starts program execution again.

- Restart from the Hardware Power Down Mode.

If the Hardware Power Down Mode is terminated the oscillator watchdog has to control the correct start-up of the on-chip oscillator and to restart the program. The oscillator watchdog function is only part of the complete Hardware Power Down sequence; however, the watchdog works identically to the monitoring function. The Hardware Power Down Mode is discussed in detail in section 4.1, 4.2

- Fast internal reset after power-on.

In this function the oscillator watchdog unit provides a clock supply for the reset before the onchip oscillator has started. In this case the oscillator watchdog unit also works identically to the monitoring function. The power-on is described in section 4.3.

Note:

The oscillator watchdog unit is always enabled.



Detailed Description of the Oscillator Watchdog Unit

Figure 5-8 shows the block diagram of the oscillator watchdog unit. It consists of an internal RC oscillator which provides the reference frequency for the comparison with the frequency of the onchip oscillator.





Figure 5-8 Oscillator Watchdog Unit

Special Function Register IP0 (Address 0A9_H)



Bit	Function
OWDS	Oscillator watchdog timer status flag. Set by hardware when an oscillator watchdog reset occurred. Can be cleared and set by software.

Reset value of IP0 is 00_H.

SIEMENS

The frequency coming from the RC oscillator is divided by 5 and compared to the on-chip oscillator's frequency. If the frequency coming from the on-chip oscillator is found lower than the frequency derived from the RC oscillator the watchdog detects a failure condition (the oscillation at the on-chip oscillator could stop because of crystal damage etc.). In this case it switches the input of the internal clock system to the output of the RC oscillator. This means that the part is being clocked even if the on-chip oscillator has stopped or has not yet started. At the same time the watchdog activates the internal reset in order to bring the part in its defined reset state. The reset is performed because clock is available from the RC oscillator. This internal watchdog reset has the same effects as an externally applied reset signal with the following exceptions: The Watchdog Timer Status flag WDTS (IP0.6) is not reset; (the Watchdog Timer however is stopped) and bit OWDS is set. This allows the software to examine error conditions detected by the Watchdog Timer even if meanwhile an oscillator failure occurred.

The oscillator watchdog is able to detect a recovery of the on-chip oscillator after a failure. If the frequency derived from the on-chip oscillator is again higher than the reference the watchdog starts a final reset sequence which takes typ. 1 ms. Within that time the clock is still supplied by the RC oscillator and the part is held in reset. This allows a reliable stabilization of the on chip oscillator. After that, the watchdog toggles the clock supply back to the on-chip oscillator and releases the reset request. If no external reset is applied in this moment the part will start program execution. If an external reset is active, however, the device will keep the reset state until also the external reset request disappears.

Furthermore, the status flag OWDS (IP0.7) is set if the oscillator watchdog was active. The status flag can be evaluated by software to detect that a reset was caused by the oscillator watchdog. The flag OWDS can be set or cleared by software. An external reset request, however, also resets OWDS (and WDTS).