

C166S-V2 CPU Architecture Additional features to C16x

<u>XC16x</u>

- C166S-V2 CPU
 - VHDL synthesised core
 - 2 stage prefetch pipeline
 - 5 stage interlocked pipeline
 - Single cycle CPU
 - 50ns instruction @20MHz
 - Multiplication (16-bit x 16bit) in 1 CPU cycle, (50ns @20 MHz)
 - Division (32-bit / 16-bit) in
 21 CPU cycles, (1.05µs
 @20MHz)

<u>C16x</u>

- C166 CPU
 - Full custom layout
 - 4 stage pipeline
 - Double cycle CPU
 - 100ns instruction @20MHz
 - Multiplication (16-bit x 16bit) in 5 CPU cycle, (500ns @20 MHz)
 - Division (32-bit / 16-bit) in 16 CPU cycles, (1.6µs @ 20 MHz)

AI MC MA TM Juli, 02 Page 1



C166S-V2 CPU Architecture Additional features to C16x

<u>XC16x</u>

- C166S-V2 CPU
 - High Performance Branch-, Call, and Loop-Processing with instruction flow prediction
 - Zero cycle jump execution
 - Improved BFLD instruction (BFLDH bitoff,#mask8,#data8) bits to be modified must be indicated by a '1' within the mask
- MAC unit

<u>C16x</u>

- C166 CPU
 - Limited Loop Processing

BFLD instruction

AI MC MA TM Juli, 02 Page 2